{"id":"https://openalex.org/W2153847316","doi":"https://doi.org/10.1109/hldvt.2010.5496661","title":"Clock domain verification challenges and scalable solutions","display_name":"Clock domain verification challenges and scalable solutions","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2153847316","doi":"https://doi.org/10.1109/hldvt.2010.5496661","mag":"2153847316"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2010.5496661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060336834","display_name":"Pranav Ashar","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Pranav Ashar","raw_affiliation_strings":["Real Intent, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Real Intent, Inc., Sunnyvale, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5060336834"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17798979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"66","last_page":"66"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7866596579551697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7813024520874023},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6659759283065796},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.616403341293335},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.6160666346549988},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5562143325805664},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5311167240142822},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5126444697380066},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4583245515823364},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.44602903723716736},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.41366496682167053},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4001460373401642},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34095993638038635},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3280125558376312},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1781739592552185},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1772300899028778},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.149616539478302},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.08313044905662537}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7866596579551697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7813024520874023},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6659759283065796},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.616403341293335},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.6160666346549988},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5562143325805664},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5311167240142822},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5126444697380066},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4583245515823364},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.44602903723716736},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.41366496682167053},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4001460373401642},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34095993638038635},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3280125558376312},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1781739592552185},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1772300899028778},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.149616539478302},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.08313044905662537},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2010.5496661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496661","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W2153955347","https://openalex.org/W2118572231","https://openalex.org/W3023586562","https://openalex.org/W3036403349","https://openalex.org/W2535719568","https://openalex.org/W2106507440","https://openalex.org/W2108860137","https://openalex.org/W1928822090","https://openalex.org/W1563456403"],"abstract_inverted_index":{"With":[0],"chip-design":[1],"risk":[2],"at":[3,47],"worrying":[4],"levels,":[5],"a":[6,87],"verification":[7,28,69,84],"methodology":[8],"based":[9],"on":[10],"just":[11],"linting":[12],"and":[13,30,42,59],"simulation":[14],"does":[15],"not":[16],"cut":[17],"it.":[18],"Real":[19],"Intent":[20],"has":[21,39,93],"demonstrated":[22],"that":[23],"identifying":[24],"specific":[25],"sources":[26],"of":[27,76],"complexity":[29,92],"deploying":[31],"automatic":[32,51],"customized":[33,43,61],"technologies":[34],"to":[35],"tackle":[36],"them":[37],"surgically":[38],"benefit.":[40],"Automatic":[41],"don't":[44],"go":[45],"together":[46],"first":[48],"glance.":[49],"Whereas":[50],"deals":[52],"with":[53],"maximizing":[54],"productivity":[55],"in":[56,80,89],"setup,":[57],"analysis":[58],"debug,":[60],"ensures":[62],"comprehensiveness.":[63],"That's":[64],"the":[65,74],"challenge":[66],"for":[67,73],"clock-domain":[68],"as":[70,72],"well":[71],"plethora":[75],"other":[77],"failure":[78],"modes":[79],"modern":[81],"chips.":[82],"Clockdomain":[83],"is":[85],"certainly":[86],"case":[88],"point.":[90],"Its":[91],"grown":[94],"tremendously:":[95]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}