{"id":"https://openalex.org/W2070825212","doi":"https://doi.org/10.1109/hldvt.2010.5496653","title":"Automated synthesis of EDACs for FLASH memories with user-selectable correction capability","display_name":"Automated synthesis of EDACs for FLASH memories with user-selectable correction capability","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2070825212","doi":"https://doi.org/10.1109/hldvt.2010.5496653","mag":"2070825212"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2010.5496653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://porto.polito.it/2365038/1/HLDVT2010_rel_008_camera_ready.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043113779","display_name":"Maurizio Caramia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102386","display_name":"Thales (Italy)","ror":"https://ror.org/00rwwx648","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210102386","https://openalex.org/I4210140930"]},{"id":"https://openalex.org/I2801562428","display_name":"Alenia Aermacchi","ror":"https://ror.org/05mmh5r64","country_code":"IT","type":"company","lineage":["https://openalex.org/I2801562428","https://openalex.org/I2802798279"]},{"id":"https://openalex.org/I1300590480","display_name":"Leonardo (United States)","ror":"https://ror.org/041twcm28","country_code":"US","type":"company","lineage":["https://openalex.org/I1300590480","https://openalex.org/I2802798279"]}],"countries":["IT","US"],"is_corresponding":true,"raw_author_name":"Maurizio Caramia","raw_affiliation_strings":["Command Control & Data Handling, Thales Alenia Space, Italy","Thales Alenia Space Italia Command Control & Data Handling"],"affiliations":[{"raw_affiliation_string":"Command Control & Data Handling, Thales Alenia Space, Italy","institution_ids":["https://openalex.org/I2801562428","https://openalex.org/I4210102386"]},{"raw_affiliation_string":"Thales Alenia Space Italia Command Control & Data Handling","institution_ids":["https://openalex.org/I1300590480"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013055168","display_name":"Michele Fabiano","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Fabiano","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino Dipartimento di Automatica ed Informatica (DAUIN)"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino Dipartimento di Automatica ed Informatica (DAUIN)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042351936","display_name":"Andrea Miele","orcid":"https://orcid.org/0000-0002-8207-1843"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Miele","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino Dipartimento di Automatica ed Informatica (DAUIN)"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino Dipartimento di Automatica ed Informatica (DAUIN)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012267516","display_name":"Roberto Piazza","orcid":"https://orcid.org/0000-0003-1308-5456"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Piazza","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino Dipartimento di Automatica ed Informatica (DAUIN)"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino Dipartimento di Automatica ed Informatica (DAUIN)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Prinetto","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino Dipartimento di Automatica ed Informatica (DAUIN)"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino Dipartimento di Automatica ed Informatica (DAUIN)","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043113779"],"corresponding_institution_ids":["https://openalex.org/I1300590480","https://openalex.org/I2801562428","https://openalex.org/I4210102386"],"apc_list":null,"apc_paid":null,"fwci":0.8818,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77657435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"86","issue":null,"first_page":"113","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.8216857314109802},{"id":"https://openalex.org/keywords/bch-code","display_name":"BCH code","score":0.7900378704071045},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7860631942749023},{"id":"https://openalex.org/keywords/flash-memory-emulator","display_name":"Flash memory emulator","score":0.6052407026290894},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.5976170301437378},{"id":"https://openalex.org/keywords/erasure","display_name":"Erasure","score":0.5586836934089661},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5461375713348389},{"id":"https://openalex.org/keywords/flash-file-system","display_name":"Flash file system","score":0.5400548577308655},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.5160645842552185},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.47236448526382446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4387032389640808},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4318754971027374},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4209305942058563},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.41670602560043335},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.39595890045166016},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38777071237564087},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36985349655151367},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3126671314239502},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23891574144363403},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1968556046485901},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.16030707955360413},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07199591398239136}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.8216857314109802},{"id":"https://openalex.org/C42276685","wikidata":"https://www.wikidata.org/wiki/Q795705","display_name":"BCH code","level":3,"score":0.7900378704071045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7860631942749023},{"id":"https://openalex.org/C96535780","wikidata":"https://www.wikidata.org/wiki/Q5457561","display_name":"Flash memory emulator","level":5,"score":0.6052407026290894},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.5976170301437378},{"id":"https://openalex.org/C2778790127","wikidata":"https://www.wikidata.org/wiki/Q484885","display_name":"Erasure","level":2,"score":0.5586836934089661},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5461375713348389},{"id":"https://openalex.org/C27670709","wikidata":"https://www.wikidata.org/wiki/Q5457555","display_name":"Flash file system","level":4,"score":0.5400548577308655},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.5160645842552185},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.47236448526382446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4387032389640808},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4318754971027374},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4209305942058563},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.41670602560043335},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.39595890045166016},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38777071237564087},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36985349655151367},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3126671314239502},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23891574144363403},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1968556046485901},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.16030707955360413},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07199591398239136},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hldvt.2010.5496653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2365038","is_oa":true,"landing_page_url":"http://porto.polito.it/2365038/1/HLDVT2010_rel_008_camera_ready.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:2365038","is_oa":true,"landing_page_url":"http://porto.polito.it/2365038/1/HLDVT2010_rel_008_camera_ready.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1516564058","https://openalex.org/W1593683169","https://openalex.org/W1767399337","https://openalex.org/W1936283550","https://openalex.org/W1990176214","https://openalex.org/W2022090292","https://openalex.org/W2033016171","https://openalex.org/W2045548620","https://openalex.org/W2084597789","https://openalex.org/W2099114213","https://openalex.org/W2103879481","https://openalex.org/W2113358566","https://openalex.org/W2124799219","https://openalex.org/W2135288278","https://openalex.org/W2155346655","https://openalex.org/W2171496030","https://openalex.org/W3003761589","https://openalex.org/W3146727615","https://openalex.org/W4210943775","https://openalex.org/W6630647635","https://openalex.org/W6635310770","https://openalex.org/W6773298484"],"related_works":["https://openalex.org/W1937038249","https://openalex.org/W2085734125","https://openalex.org/W2013745773","https://openalex.org/W1605301908","https://openalex.org/W2027385589","https://openalex.org/W2331762408","https://openalex.org/W1480859658","https://openalex.org/W1993260518","https://openalex.org/W2128607743","https://openalex.org/W2492851785"],"abstract_inverted_index":{"Tackling":[0],"the":[1,23,37,43,59,63,78,89,141,157,201],"design":[2,158,189,202],"of":[3,36,40,53,101,117,140,143,159,203],"a":[4,8,31,50,129,164,182,185,187,192,208],"mission-critical":[5,41],"system":[6,45],"is":[7,34,46,197],"rather":[9],"complex":[10],"task:":[11],"different":[12],"and":[13,22,85,99,124],"quite":[14],"often":[15],"contrasting":[16],"dimensions":[17,151],"need":[18,26,152],"to":[19,27,48,114,153,177],"be":[20,28,70,112,154],"explored":[21,155],"related":[24],"trade-offs":[25],"evaluated.":[29],"Designing":[30],"mass-memory":[32,64,167,211],"device":[33,65],"one":[35,79],"typical":[38],"issues":[39],"applications:":[42],"whole":[44],"expected":[47],"accomplish":[49],"high":[51],"level":[52],"dependability":[54,60,116],"which":[55],"highly":[56],"relies":[57],"on":[58,77,88],"provided":[61],"by":[62],"itself.":[66],"NAND":[67,136],"flash-memories":[68],"could":[69,111],"used":[71],"for":[72,135,163,207],"this":[73],"goal:":[74],"in":[75,120],"fact":[76],"hand":[80,91],"they":[81,92],"are":[82,128],"nonvolatile,":[83],"shock-resistant":[84],"powereconomic":[86],"but":[87],"other":[90,148],"have":[93],"several":[94,147],"drawbacks":[95],"(e.g.,":[96],"higher":[97],"cost":[98],"number":[100],"erasure":[102],"cycles":[103],"bounded).":[104],"Error":[105],"Detection":[106],"And":[107],"Correction":[108],"(EDAC)":[109],"techniques":[110],"exploited":[113],"improve":[115],"flash-memory":[118,165,209],"devices:":[119],"particular":[121],"binary":[122,160,204],"Bose":[123],"Ray-Chaudhuri":[125],"(BCH)":[126],"codes":[127,162,206],"well":[130],"known":[131],"correcting":[132],"code":[133],"technique":[134],"flash-memories.":[137],"In":[138],"spite":[139],"importance":[142],"error":[144,194],"correction":[145,195],"capability":[146,196],"equally":[149],"critical":[150],"during":[156],"BCH":[161,205],"based":[166,210],"device.":[168,212],"No":[169],"systematic":[170],"approach":[171],"has":[172],"so":[173],"far":[174],"been":[175],"proposed":[176],"consider":[178],"them":[179],"all":[180],"as":[181,184],"whole:":[183],"consequence":[186],"novel":[188],"environment":[190],"with":[191],"user-selectable":[193],"aimed":[198],"at":[199],"supporting":[200]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}