{"id":"https://openalex.org/W1981499043","doi":"https://doi.org/10.1109/hldvt.2010.5496647","title":"Model reduction techniques for the formal verification of hardware dependent software","display_name":"Model reduction techniques for the formal verification of hardware dependent software","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W1981499043","doi":"https://doi.org/10.1109/hldvt.2010.5496647","mag":"1981499043"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2010.5496647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046956677","display_name":"Wolfgang Ecker","orcid":"https://orcid.org/0000-0002-9362-8096"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]},{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I4210136249","display_name":"University of Applied Sciences Upper Austria","ror":"https://ror.org/03jqp6d56","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210136249"]}],"countries":["AT","DE"],"is_corresponding":true,"raw_author_name":"Wolfgang Ecker","raw_affiliation_strings":["Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","Infineon Technologies, Hagenberg"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","institution_ids":["https://openalex.org/I4210136249","https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technologies, Hagenberg","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040173035","display_name":"Volkan Esen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136249","display_name":"University of Applied Sciences Upper Austria","ror":"https://ror.org/03jqp6d56","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210136249"]},{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Volkan Esen","raw_affiliation_strings":["Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","Infineon Technologies, Hagenberg"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","institution_ids":["https://openalex.org/I4210136249","https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technologies, Hagenberg","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017023507","display_name":"Rainer Findenig","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I4210136249","display_name":"University of Applied Sciences Upper Austria","ror":"https://ror.org/03jqp6d56","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210136249"]},{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Rainer Findenig","raw_affiliation_strings":["Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","Infineon Technologies, Hagenberg"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","institution_ids":["https://openalex.org/I4210136249","https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technologies, Hagenberg","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065997452","display_name":"Thomas Steininger","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]},{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I4210136249","display_name":"University of Applied Sciences Upper Austria","ror":"https://ror.org/03jqp6d56","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210136249"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Thomas Steininger","raw_affiliation_strings":["Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","Infineon Technologies, Hagenberg"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","institution_ids":["https://openalex.org/I4210136249","https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technologies, Hagenberg","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062218687","display_name":"Michael Velten","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]},{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]},{"id":"https://openalex.org/I4210136249","display_name":"University of Applied Sciences Upper Austria","ror":"https://ror.org/03jqp6d56","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210136249"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Michael Velten","raw_affiliation_strings":["Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","Infineon Technologies, Hagenberg"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Upper Austria University of Applied Sciences, Hagenberg, Austria","institution_ids":["https://openalex.org/I4210136249","https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technologies, Hagenberg","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046956677"],"corresponding_institution_ids":["https://openalex.org/I137594350","https://openalex.org/I4210131793","https://openalex.org/I4210136249"],"apc_list":null,"apc_paid":null,"fwci":0.3345,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5860881,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"148","last_page":"153"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8223984241485596},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8122131824493408},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.683020293712616},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6289706230163574},{"id":"https://openalex.org/keywords/partial-order-reduction","display_name":"Partial order reduction","score":0.5832139849662781},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.575644850730896},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5441968441009521},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5063327550888062},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4810543358325958},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.47805243730545044},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4357061982154846},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3562045097351074},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.2538093328475952},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.2208266258239746},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1785164475440979}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8223984241485596},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8122131824493408},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.683020293712616},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6289706230163574},{"id":"https://openalex.org/C94633896","wikidata":"https://www.wikidata.org/wiki/Q7140378","display_name":"Partial order reduction","level":3,"score":0.5832139849662781},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.575644850730896},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5441968441009521},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5063327550888062},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4810543358325958},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.47805243730545044},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4357061982154846},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3562045097351074},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.2538093328475952},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.2208266258239746},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1785164475440979},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2010.5496647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1581087217","https://openalex.org/W1994252796","https://openalex.org/W2091355737","https://openalex.org/W2159220860","https://openalex.org/W2164829820","https://openalex.org/W4251325601"],"related_works":["https://openalex.org/W161255303","https://openalex.org/W1544097700","https://openalex.org/W1488573418","https://openalex.org/W2152752131","https://openalex.org/W1922520186","https://openalex.org/W1573022308","https://openalex.org/W61995002","https://openalex.org/W2964297799","https://openalex.org/W2399439227","https://openalex.org/W2899944714"],"abstract_inverted_index":{"Contemporary":[0],"researches":[1],"provide":[2],"many":[3],"solutions":[4],"for":[5],"formally":[6,64],"verifying":[7],"both":[8],"hardware":[9],"and":[10],"software":[11],"systems.":[12,33],"In":[13],"this":[14],"paper,":[15],"we":[16,61],"describe":[17],"the":[18,28,66],"formal":[19],"verification":[20],"of":[21,27,68],"assembly":[22,41],"programs,":[23],"which":[24],"are":[25],"part":[26],"HW/SW":[29],"interface":[30],"in":[31,43,45],"hybrid":[32],"We":[34],"have":[35],"developed":[36],"several":[37],"methods":[38],"to":[39,47,63],"model":[40],"programs":[42],"VHDL":[44],"order":[46],"verify":[48,65],"their":[49],"functionality.":[50],"Our":[51],"discussion":[52],"will":[53],"show":[54],"that,":[55],"by":[56],"applying":[57],"different":[58],"reduction":[59],"methods,":[60],"managed":[62],"correctness":[67],"iterative":[69],"algorithms":[70],"with":[71],"execution":[72],"times":[73],"higher":[74],"than":[75],"6000":[76],"clock":[77],"cycles.":[78]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}