{"id":"https://openalex.org/W2124234869","doi":"https://doi.org/10.1109/hldvt.2009.5340172","title":"Diagnostic Test Generation for silicon diagnosis with an incremental learning framework based on search state compatibility","display_name":"Diagnostic Test Generation for silicon diagnosis with an incremental learning framework based on search state compatibility","publication_year":2009,"publication_date":"2009-11-01","ids":{"openalex":"https://openalex.org/W2124234869","doi":"https://doi.org/10.1109/hldvt.2009.5340172","mag":"2124234869"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2009.5340172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2009.5340172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078732676","display_name":"Maheshwar Chandrasekar","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Maheshwar Chandrasekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","Department of Electrical and Computer Engineering, Virginia Tech Blacksburg, 24061, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Tech Blacksburg, 24061, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael S. Hsiao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","Department of Electrical and Computer Engineering, Virginia Tech Blacksburg, 24061, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Technology, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Tech Blacksburg, 24061, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"68","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7429322004318237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6861612200737},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5687283277511597},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5207245945930481},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.45218580961227417},{"id":"https://openalex.org/keywords/cardinality","display_name":"Cardinality (data modeling)","score":0.4325242340564728},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3931809067726135},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37908047437667847},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3077315092086792},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.3017680048942566},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18440234661102295},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1100623607635498}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7429322004318237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6861612200737},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5687283277511597},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5207245945930481},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.45218580961227417},{"id":"https://openalex.org/C87117476","wikidata":"https://www.wikidata.org/wiki/Q362383","display_name":"Cardinality (data modeling)","level":2,"score":0.4325242340564728},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3931809067726135},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37908047437667847},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3077315092086792},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.3017680048942566},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18440234661102295},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1100623607635498},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2009.5340172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2009.5340172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1812126616","https://openalex.org/W1843392114","https://openalex.org/W1904003763","https://openalex.org/W2006365632","https://openalex.org/W2044560939","https://openalex.org/W2079866295","https://openalex.org/W2104500005","https://openalex.org/W2106031934","https://openalex.org/W2106183788","https://openalex.org/W2111994103","https://openalex.org/W2120599220","https://openalex.org/W2133512509","https://openalex.org/W2140132043","https://openalex.org/W2142785340","https://openalex.org/W2148089379","https://openalex.org/W2149107969","https://openalex.org/W2150780157","https://openalex.org/W2167344937","https://openalex.org/W2170339697","https://openalex.org/W3014325818","https://openalex.org/W3205435241","https://openalex.org/W4231232119","https://openalex.org/W6802296934"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W1991935474","https://openalex.org/W2091533492","https://openalex.org/W2129713538","https://openalex.org/W2341817401","https://openalex.org/W2408214455","https://openalex.org/W1953724919","https://openalex.org/W1493811107","https://openalex.org/W2128148266","https://openalex.org/W3038280805"],"abstract_inverted_index":{"Silicon":[0],"Diagnosis":[1],"is":[2,28,61,68,137],"the":[3,31,34,58,130],"process":[4],"of":[5,33,64,150],"locating":[6],"potential":[7],"defect":[8],"sites":[9],"(candidates)":[10],"in":[11,57],"a":[12,90],"defective":[13],"chip.":[14],"These":[15],"candidates":[16],"are":[17],"then":[18],"used":[19,142],"as":[20,42,44,71],"an":[21,82,124],"aid":[22],"during":[23,133],"physical":[24],"failure":[25],"analysis.":[26],"It":[27,95],"desired":[29],"that":[30,52,154],"cardinality":[32],"candidate":[35,59],"set":[36,60],"returned":[37],"by":[38,143],"silicon":[39],"diagnosis":[40],"be":[41],"small":[43],"possible.":[45],"To":[46],"this":[47,78],"end,":[48],"effective":[49],"test":[50,92,135],"patterns":[51,67],"can":[53],"distinguish":[54,113],"many":[55],"faults":[56],"critical.":[62],"Generation":[63,75],"such":[65,89],"diagnostic":[66,91],"referred":[69],"to":[70,98,108,112,116,139,159],"Automatic":[72],"Diagnostic":[73],"Test":[74],"(ADTG).":[76],"In":[77],"paper,":[79],"we":[80,122],"propose":[81,123],"aggressive":[83],"and":[84,100,140],"efficient":[85],"learning":[86],"framework":[87],"for":[88,127,169],"generation":[93,136],"engine.":[94],"allows":[96],"us":[97],"identify":[99],"prune":[101],"non-trivial":[102],"redundant":[103],"search":[104],"states":[105],"thereby":[106],"allowing":[107],"easily":[109],"solve":[110],"hard":[111,115],"or":[114],"prove":[117],"equivalent":[118],"fault":[119,167],"pairs.":[120],"Further,":[121],"incremental":[125],"flow":[126],"ADTG,":[128],"where":[129],"information":[131],"learned":[132],"detection-oriented":[134],"passed":[138],"incrementally":[141],"ADTG.":[144],"Experimental":[145],"results":[146],"on":[147],"full-scan":[148],"versions":[149],"ISCAS89/ITC99":[151],"circuits":[152],"indicate":[153],"our":[155],"method":[156],"achieves":[157],"up":[158],"2times":[160],"speed-up":[161],"and/or":[162],"resolves":[163],"more":[164],"initially":[165],"unresolved":[166],"pairs":[168],"most":[170],"circuits.":[171]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}