{"id":"https://openalex.org/W2100191380","doi":"https://doi.org/10.1109/hldvt.2008.4695879","title":"On Chip Instrument application to SoC analysis","display_name":"On Chip Instrument application to SoC analysis","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2100191380","doi":"https://doi.org/10.1109/hldvt.2008.4695879","mag":"2100191380"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2008.4695879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2008.4695879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067958401","display_name":"Neal Stollon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210113962","display_name":"IR Dynamics (United States)","ror":"https://ror.org/028ata669","country_code":"US","type":"company","lineage":["https://openalex.org/I4210113962"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Neal Stollon","raw_affiliation_strings":["HDL Dynamics","HDL Dynamics, USA"],"affiliations":[{"raw_affiliation_string":"HDL Dynamics","institution_ids":[]},{"raw_affiliation_string":"HDL Dynamics, USA","institution_ids":["https://openalex.org/I4210113962"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5067958401"],"corresponding_institution_ids":["https://openalex.org/I4210113962"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08842318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"74","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9847999811172485,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.794590950012207},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7517291307449341},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7508147954940796},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.7296891212463379},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7072404623031616},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6580182313919067},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5683032870292664},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49101924896240234},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4530479907989502},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4276203215122223},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41018444299697876},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1548989713191986},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07970058917999268}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.794590950012207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7517291307449341},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7508147954940796},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.7296891212463379},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7072404623031616},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6580182313919067},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5683032870292664},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49101924896240234},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4530479907989502},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4276203215122223},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41018444299697876},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1548989713191986},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07970058917999268}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2008.4695879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2008.4695879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4395090620","https://openalex.org/W2290315036","https://openalex.org/W3200538824","https://openalex.org/W1828239946","https://openalex.org/W1977643363","https://openalex.org/W2902230348","https://openalex.org/W2070693700","https://openalex.org/W1561071093","https://openalex.org/W2097839191","https://openalex.org/W1501340521"],"abstract_inverted_index":{"Complex":[0],"SoC,":[1,53],"including":[2],"multicore":[3],"technology":[4],"is":[5,18,54],"increasing":[6],"the":[7,57],"need":[8,20],"for":[9,27],"embedded":[10],"instruments":[11],"in":[12,21],"ASSP,":[13],"ASIC,":[14],"and":[15,31,35,48],"FPGA.":[16],"This":[17],"recognized":[19],"industry":[22],"with":[23],"many":[24],"competing":[25],"design":[26],"debug":[28],"(DfD)":[29],"approaches":[30],"solutions":[32],"being":[33],"proposed":[34],"implemented.":[36],"On":[37],"Chip":[38],"Instruments,":[39],"a":[40,52],"hardware":[41],"based":[42],"method":[43],"of":[44,56,59],"inserting":[45],"data":[46],"gathering":[47],"analysis":[49],"IP":[50],"into":[51],"one":[55],"cornerstones":[58],"DfD.":[60]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}