{"id":"https://openalex.org/W2121863780","doi":"https://doi.org/10.1109/hldvt.2008.4695878","title":"In-system silicon validation using a reconfigurable platform","display_name":"In-system silicon validation using a reconfigurable platform","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2121863780","doi":"https://doi.org/10.1109/hldvt.2008.4695878","mag":"2121863780"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2008.4695878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2008.4695878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091289669","display_name":"M. Abramovici","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Miron Abramovici","raw_affiliation_strings":["DAFCA","DAFCA, USA"],"affiliations":[{"raw_affiliation_string":"DAFCA","institution_ids":[]},{"raw_affiliation_string":"DAFCA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5091289669"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10369274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"73"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7798689603805542},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.5915130972862244},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5820435881614685},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49520817399024963},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48804154992103577},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35321009159088135},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23788583278656006},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.096822589635849},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.06660225987434387}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7798689603805542},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.5915130972862244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5820435881614685},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49520817399024963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48804154992103577},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35321009159088135},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23788583278656006},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.096822589635849},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.06660225987434387}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2008.4695878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2008.4695878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2978026406","https://openalex.org/W1999657508","https://openalex.org/W2399091034","https://openalex.org/W2351581202","https://openalex.org/W2366922255"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"In-system,":[4],"at-speed":[5],"silicon":[6,37],"validation":[7,38],"of":[8],"a":[9],"new":[10],"SoC":[11],"is":[12],"the":[13,29],"most":[14],"time-consuming":[15],"and":[16,39,41],"unpredictable":[17],"phase":[18],"in":[19],"its":[20],"development":[21],"process.":[22],"In":[23],"this":[24,50],"talk":[25],"we":[26,43],"first":[27],"review":[28],"ClearBlue":[30],"<sup":[31],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[32],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">TM</sup>":[33],"reconfigurable":[34],"platform":[35],"for":[36],"debug":[40],"then":[42],"present":[44],"results":[45],"from":[46],"several":[47],"ICs":[48],"using":[49],"technology.":[51]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}