{"id":"https://openalex.org/W2101705254","doi":"https://doi.org/10.1109/hldvt.2007.4392810","title":"Automating the IEEE std. 1500 compliance verification for embedded cores","display_name":"Automating the IEEE std. 1500 compliance verification for embedded cores","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W2101705254","doi":"https://doi.org/10.1109/hldvt.2007.4392810","mag":"2101705254"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2007.4392810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://porto.polito.it/1845214/","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030177680","display_name":"Alfredo Benso","orcid":"https://orcid.org/0000-0003-3433-7739"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Benso","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","Politecnico di Torino , Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino , Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Di Carlo","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","Politecnico di Torino , Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino , Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Prinetto","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","Politecnico di Torino , Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino , Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074986688","display_name":"Alberto Bosio","orcid":"https://orcid.org/0000-0001-6116-7339"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Bosio","raw_affiliation_strings":["Laboratoire dInformatique, de Robotique et de Microelectronique de Montpellier, Universit de Montpellier II/CNRS, Montpellier, France","Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier, Universit de Montpellier II / CNRS, Montpellier Cedex 5, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire dInformatique, de Robotique et de Microelectronique de Montpellier, Universit de Montpellier II/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier, Universit de Montpellier II / CNRS, Montpellier Cedex 5, France#TAB#","institution_ids":["https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":null,"first_page":"171","last_page":"178"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7713396549224854},{"id":"https://openalex.org/keywords/conformance-testing","display_name":"Conformance testing","score":0.6378480195999146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6229172945022583},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5022897720336914},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48683756589889526},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.46400800347328186},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.444308340549469},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4232466220855713},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34854012727737427},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27912139892578125},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06762319803237915}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7713396549224854},{"id":"https://openalex.org/C76844732","wikidata":"https://www.wikidata.org/wiki/Q4072285","display_name":"Conformance testing","level":3,"score":0.6378480195999146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6229172945022583},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5022897720336914},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48683756589889526},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.46400800347328186},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.444308340549469},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4232466220855713},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34854012727737427},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27912139892578125},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06762319803237915},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/hldvt.2007.4392810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00188209v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00188209","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"www.hldvt.com/07","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:porto.polito.it:1845214","is_oa":true,"landing_page_url":"http://porto.polito.it/1845214/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:1845214","is_oa":true,"landing_page_url":"http://porto.polito.it/1845214/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W58678827","https://openalex.org/W1928666065","https://openalex.org/W2007364715","https://openalex.org/W2099089225","https://openalex.org/W2101705254","https://openalex.org/W2104548962","https://openalex.org/W2134643048","https://openalex.org/W2154283179","https://openalex.org/W2171473927","https://openalex.org/W4213346796","https://openalex.org/W4285719527","https://openalex.org/W6602388707","https://openalex.org/W6682899528"],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049","https://openalex.org/W2136848245","https://openalex.org/W4213404769","https://openalex.org/W2118050502"],"abstract_inverted_index":{"The":[0,97],"IEEE":[1,75],"1500":[2],"standard":[3],"for":[4,13],"embedded":[5],"core":[6,29,107],"testing":[7,14],"proposes":[8,19],"a":[9,20,28,66,80,103],"very":[10],"effective":[11],"solution":[12,99],"modern":[15],"system-on-chip":[16],"(SoC).":[17],"It":[18],"flexible":[21],"hardware":[22],"test":[23,30,92],"wrapper":[24,38,67,87],"architecture,":[25],"together":[26],"with":[27],"language":[31],"(CTL)":[32],"used":[33],"to":[34,73,83,94,111,122],"describe":[35],"the":[36,59,63,74,86,91,95,114,123],"implemented":[37],"functionalities.":[39],"Already":[40],"several":[41],"IP":[42],"providers":[43,108],"have":[44],"announced":[45],"compliance":[46,64],"in":[47,89],"both":[48],"existing":[49],"and":[50,69],"future":[51],"design":[52],"blocks.":[53],"In":[54],"this":[55],"paper":[56],"we":[57],"address":[58],"challenge":[60],"of":[61,65,116],"guaranteeing":[62],"architecture":[68],"its":[70],"CTL":[71],"description":[72],"std.":[76],"1500.":[77],"This":[78],"is":[79],"mandatory":[81],"step":[82],"fully":[84],"trust":[85],"functionalities":[88],"applying":[90],"sequences":[93],"core.":[96],"proposed":[98],"aims":[100],"at":[101],"implementing":[102],"verification":[104],"framework":[105],"allowing":[106],"and/or":[109],"integrators":[110],"automatically":[112],"verify":[113],"compliancy":[115],"their":[117],"products":[118],"(sold":[119],"or":[120],"purchased)":[121],"standard.":[124]},"counts_by_year":[],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}