{"id":"https://openalex.org/W2067310311","doi":"https://doi.org/10.1109/hldvt.2007.4392801","title":"FFT Compiler: from math to efficient hardware HLDVT invited short paper","display_name":"FFT Compiler: from math to efficient hardware HLDVT invited short paper","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2067310311","doi":"https://doi.org/10.1109/hldvt.2007.4392801","mag":"2067310311"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2007.4392801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061612911","display_name":"Peter Milder","orcid":"https://orcid.org/0000-0003-1146-3011"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter A. Milder","raw_affiliation_strings":["Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","Mellon Univ. Pittsburgh, Pittsburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Mellon Univ. Pittsburgh, Pittsburgh","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062806943","display_name":"Franz Franchetti","orcid":"https://orcid.org/0000-0002-3529-8973"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Franz Franchetti","raw_affiliation_strings":["Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","Mellon Univ. Pittsburgh, Pittsburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Mellon Univ. Pittsburgh, Pittsburgh","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019376179","display_name":"James C. Hoe","orcid":"https://orcid.org/0000-0002-9302-5287"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James C. Hoe","raw_affiliation_strings":["Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","Mellon Univ. Pittsburgh, Pittsburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Mellon Univ. Pittsburgh, Pittsburgh","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076407181","display_name":"Markus P\u00fcschel","orcid":"https://orcid.org/0000-0001-8834-8551"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Markus Puschel","raw_affiliation_strings":["Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","Mellon Univ. Pittsburgh, Pittsburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Mellon Univ. Pittsburgh, Pittsburgh","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"93","issue":null,"first_page":"137","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8880046606063843},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8058580160140991},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6200048327445984},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.5810110569000244},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5314031839370728},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49008285999298096},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4732509255409241},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4609101414680481},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.4532724916934967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44935062527656555},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4475895166397095},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.44717052578926086},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39244553446769714},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34187793731689453},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3254709243774414},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3130802512168884},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2682117223739624}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8880046606063843},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8058580160140991},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6200048327445984},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.5810110569000244},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5314031839370728},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49008285999298096},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4732509255409241},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4609101414680481},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.4532724916934967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44935062527656555},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4475895166397095},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.44717052578926086},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39244553446769714},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34187793731689453},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3254709243774414},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3130802512168884},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2682117223739624},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2007.4392801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1923763959","https://openalex.org/W2134572726","https://openalex.org/W2136952590","https://openalex.org/W6640355072"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2005854230","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2063218591","https://openalex.org/W2168113051","https://openalex.org/W2145843790"],"abstract_inverted_index":{"This":[0,87],"paper":[1,88],"presents":[2,97],"a":[3,52,58,74,90],"high-level":[4],"compiler":[5,69],"that":[6],"generates":[7],"hardware":[8,48],"implementations":[9,49],"of":[10,61,76,93],"the":[11,27,32,36,43,46,94],"discrete":[12],"Fourier":[13],"transform":[14],"(DFT)":[15],"from":[16],"mathematical":[17],"specifications.":[18],"The":[19,68],"matrix":[20],"formula":[21],"input":[22],"language":[23],"captures":[24],"not":[25],"only":[26],"DFT":[28],"calculation":[29],"but":[30],"also":[31,71],"implementation":[33,64,85],"options":[34],"at":[35],"algorithmic":[37],"and":[38,66,96],"architectural":[39],"levels.":[40],"By":[41],"selecting":[42],"appropriate":[44],"formula,":[45],"resulting":[47],"(described":[50],"in":[51],"synthesizable":[53],"Verilog":[54],"description)":[55],"can":[56],"achieve":[57],"wide":[59],"range":[60],"tradeoffs":[62],"between":[63],"cost":[65],"performance.":[67],"is":[70],"parameterized":[72],"for":[73],"set":[75],"technology-specific":[77],"optimizations,":[78],"to":[79,82],"allow":[80],"it":[81],"target":[83],"specific":[84],"platforms.":[86],"gives":[89],"brief":[91],"overview":[92],"system":[95],"synthesis":[98],"results.":[99]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}