{"id":"https://openalex.org/W2171399778","doi":"https://doi.org/10.1109/hldvt.2007.4392794","title":"A novel formal approach to generate high-level test vectors without ILP and SAT solvers","display_name":"A novel formal approach to generate high-level test vectors without ILP and SAT solvers","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2171399778","doi":"https://doi.org/10.1109/hldvt.2007.4392794","mag":"2171399778"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2007.4392794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069623023","display_name":"Bijan Alizadeh","orcid":"https://orcid.org/0000-0003-4436-4597"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Bijan Alizadeh","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017543455","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0001-7078-6844"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"51","issue":null,"first_page":"97","last_page":"104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.668647050857544},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.6054680347442627},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.6030073761940002},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48709726333618164},{"id":"https://openalex.org/keywords/canonical-form","display_name":"Canonical form","score":0.48233506083488464},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4686300754547119},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.43831413984298706},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4195348620414734},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4184443950653076},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2529394030570984},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16705521941184998},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.11852186918258667}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.668647050857544},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.6054680347442627},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.6030073761940002},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48709726333618164},{"id":"https://openalex.org/C204707403","wikidata":"https://www.wikidata.org/wiki/Q1152398","display_name":"Canonical form","level":2,"score":0.48233506083488464},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4686300754547119},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.43831413984298706},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4195348620414734},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4184443950653076},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2529394030570984},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16705521941184998},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.11852186918258667},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2007.4392794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1509050911","https://openalex.org/W1981423850","https://openalex.org/W1990083170","https://openalex.org/W2004917085","https://openalex.org/W2060461359","https://openalex.org/W2073306964","https://openalex.org/W2129126296","https://openalex.org/W2134693502","https://openalex.org/W2152889194","https://openalex.org/W2158966008","https://openalex.org/W6630286485","https://openalex.org/W6683308379"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W1991935474"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,13,43,76],"novel":[4],"formal":[5],"method":[6],"to":[7,87,100,109,118],"generate":[8],"functional":[9],"test":[10,51],"vectors":[11],"using":[12],"hybrid":[14,45],"Boolean-word":[15],"canonical":[16,44,81],"representation":[17],"called":[18],"Linear":[19],"Taylor":[20],"Expansion":[21],"Diagram":[22],"(LTED)":[23],"[1]":[24],"rather":[25],"than":[26],"utilizing":[27],"SAT":[28,143],"or":[29],"ILP":[30],"solvers.":[31],"Our":[32],"approach":[33,145],"differs":[34],"from":[35,53],"other":[36],"methods":[37],"since":[38],"it":[39,97,126],"not":[40],"only":[41],"uses":[42],"representation,":[46,82],"but":[47],"also":[48],"generates":[49],"behavioral":[50],"patterns":[52],"faulty":[54,65,70,94],"behavior":[55,71],"instead":[56],"of":[57,79,92,113,122,141],"checking":[58],"the":[59,62,69,89,93,104,120,123],"equivalence":[60],"between":[61],"fault-free":[63,90],"and":[64,134],"designs.":[66],"After":[67],"representing":[68],"in":[72],"LTED,":[73],"based":[74],"on":[75,129],"beneficial":[77],"property":[78],"this":[80],"we":[83],"will":[84],"be":[85],"able":[86],"distinguish":[88],"portion":[91],"design.":[95],"Furthermore,":[96],"is":[98,127],"possible":[99],"determine":[101],"conditions":[102],"caused":[103],"related":[105],"faults":[106],"are":[107,137],"propagated":[108],"at":[110],"least":[111],"one":[112],"primary":[114],"outputs.":[115],"In":[116],"order":[117],"evaluate":[119],"performance":[121],"proposed":[124],"method,":[125],"run":[128],"some":[130],"large":[131],"industrial":[132],"designs":[133],"experimental":[135],"results":[136],"compared":[138],"with":[139],"those":[140],"Hybrid":[142],"(HSAT)":[144],"[2].":[146]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}