{"id":"https://openalex.org/W2039404076","doi":"https://doi.org/10.1109/hldvt.2007.4392784","title":"Post-silicon verification methodology on Sun’s UItraSPARC T2","display_name":"Post-silicon verification methodology on Sun’s UItraSPARC T2","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2039404076","doi":"https://doi.org/10.1109/hldvt.2007.4392784","mag":"2039404076"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2007.4392784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042631064","display_name":"J. Sunil Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jai Kumar","raw_affiliation_strings":["Microelectronics Group, Sun Microsystems, Santa Clara, CA, USA","Sun Microsyst. Microelectron. Group, Santa Clara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Microelectron. Group, Santa Clara","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043416530","display_name":"C. Ahlschlager","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Catherine Ahlschlager","raw_affiliation_strings":["Microelectronics Group, Sun Microsystems, Santa Clara, CA, USA","Sun Microsyst. Microelectron. Group, Santa Clara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Microelectron. Group, Santa Clara","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084649610","display_name":"P. Isberg","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Isberg","raw_affiliation_strings":["Microelectronics Group, Sun Microsystems, Santa Clara, CA, USA","Sun Microsyst. Microelectron. Group, Santa Clara"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Sun Microsystems, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsyst. Microelectron. Group, Santa Clara","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6369,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70899876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11741","display_name":"Flexible and Reconfigurable Manufacturing Systems","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9765999913215637,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8516409993171692},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7179820537567139},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6070764064788818},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5459479689598083},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5324163436889648},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4995689392089844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4632590413093567},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23251786828041077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15556743741035461},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1149246096611023}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8516409993171692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7179820537567139},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6070764064788818},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5459479689598083},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5324163436889648},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4995689392089844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4632590413093567},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23251786828041077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15556743741035461},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1149246096611023},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2007.4392784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392784","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W2364195017","https://openalex.org/W2049983405","https://openalex.org/W2355430452","https://openalex.org/W1603137082","https://openalex.org/W2392315374","https://openalex.org/W1951195060","https://openalex.org/W2351776620","https://openalex.org/W2352195574"],"abstract_inverted_index":{"In":[0,150],"general,":[1],"considerable":[2],"time":[3],"and":[4,38,67,113,138,158,169,186],"resources":[5],"are":[6],"spent":[7],"during":[8],"pre-silicon":[9],"verification":[10,59,75,180],"phase":[11],"to":[12,45,63,68,84,90,101,104,142,147,182,191],"proactively":[13],"minimize":[14],"functional":[15,51,91],"issues":[16],"at":[17],"first":[18,54],"silicon.":[19,55],"This":[20],"is":[21,61,99,128],"no":[22],"different":[23],"on":[24,204],"the":[25,29,82,123,131,148,189],"UltraSPARC":[26,209],"T2":[27,210],"-":[28],"world's":[30],"fastest":[31],"commodity":[32],"microprocessor.":[33],"We":[34,195],"deployed":[35,78],"simulation,":[36,156],"formal":[37,140,157],"emulation":[39,159],"technologies":[40],"coupled":[41,161],"with":[42,162],"solid":[43],"methodology":[44,60],"cover":[46],"all":[47],"our":[48,166,200],"bases,":[49],"ensuring":[50],"success":[52],"of":[53,71,81,121,136,178,199,207],"A":[56],"robust":[57],"post-silicon":[58,201],"critical":[62],"speeding":[64],"up":[65],"time-to-ramp":[66],"prevent":[69],"loss":[70],"product":[72],"revenue.":[73],"Formal":[74],"has":[76],"been":[77],"as":[79],"one":[80],"means":[83],"root":[85],"cause":[86],"silicon":[87,111],"failure":[88,108,125,132],"due":[89],"error.":[92],"To":[93],"ensure":[94],"correct":[95],"RTL":[96,117,124,170,184],"fix,":[97],"it":[98,115],"vital":[100],"be":[102,192],"able":[103],"effectively":[105],"reproduce":[106],"a":[107],"observed":[109],"in":[110,116,134,165],"test":[112,167],"recreate":[114],"environment.":[118],"One":[119],"way":[120],"getting":[122],"recreated":[126],"quickly":[127],"by":[129],"writing":[130],"scenario":[133],"terms":[135],"property":[137],"using":[139],"tool":[141],"generate":[143],"traces":[144],"that":[145],"lead":[146],"failure.":[149],"this":[151],"paper,":[152],"we":[153],"describe":[154],"how":[155],"technology":[160],"capabilities":[163],"instrumented":[164],"generators":[168],"for":[171],"repeatability":[172],"helped":[173],"isolate":[174],"faults,":[175],"run":[176],"millions":[177],"new":[179],"cycles":[181],"validate":[183],"fixes":[185,190],"formally":[187],"prove":[188],"error":[193],"free.":[194],"also":[196],"share":[197],"impact":[198],"validation":[202],"strategy":[203],"productization":[205],"schedule":[206],"Sun":[208],"processor.":[211]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}