{"id":"https://openalex.org/W2126883006","doi":"https://doi.org/10.1109/hldvt.2007.4392781","title":"Automatic TLM generation for C-Based MPSoC design","display_name":"Automatic TLM generation for C-Based MPSoC design","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2126883006","doi":"https://doi.org/10.1109/hldvt.2007.4392781","mag":"2126883006"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2007.4392781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110262306","display_name":"Lucky Lo Chi Yu Lo","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lucky Lo Chi Yu Lo","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109251050","display_name":"Samar Abdi","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samar Abdi","raw_affiliation_strings":["Center for Embedded Computer Systems, University of California, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Embedded Computer Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16901561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":null,"first_page":"29","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9369125366210938},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8523740768432617},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8394889235496521},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.7254594564437866},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.7149602770805359},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5803346037864685},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5645378828048706},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4586276412010193},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45448634028434753},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4429551064968109},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4362066388130188},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43367016315460205},{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.41655606031417847},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3206731677055359},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.3136940002441406},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23314392566680908},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.15454304218292236}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9369125366210938},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8523740768432617},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8394889235496521},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.7254594564437866},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.7149602770805359},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5803346037864685},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5645378828048706},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4586276412010193},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45448634028434753},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4429551064968109},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4362066388130188},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43367016315460205},{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.41655606031417847},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3206731677055359},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3136940002441406},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23314392566680908},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.15454304218292236},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hldvt.2007.4392781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2007.4392781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.655.543","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.655.543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/%7Esabdi/PAPERS/lochi_hldvt07.pdf?origin%3Dpublication_detail","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1717983320","https://openalex.org/W2079138654","https://openalex.org/W2097930596","https://openalex.org/W2100410948","https://openalex.org/W2108698513","https://openalex.org/W2128106436","https://openalex.org/W2141018266","https://openalex.org/W2148740615","https://openalex.org/W2151174323","https://openalex.org/W2151415616","https://openalex.org/W4234371507","https://openalex.org/W6637623739"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2532163536","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W2097331811","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2157772069","https://openalex.org/W3146089259"],"abstract_inverted_index":{"This":[0,88],"paper":[1],"presents":[2],"a":[3,28,56,157,189,195],"tool":[4],"for":[5,13,66,97,160,173,188],"automatic":[6],"generation":[7],"of":[8,31,58,79,101,192],"transaction":[9,59],"level":[10,60],"models":[11],"(TLMs)":[12],"MPSoC":[14,23],"designs":[15],"using":[16,85,93],"only":[17],"C-code":[18],"and":[19,34,108,156,181],"graphical":[20,29],"capture.":[21],"The":[22,37],"platform":[24,48,151,162],"is":[25,39,54,63,73,82],"captured":[26,40],"as":[27,41,178],"net-list":[30],"components,":[32],"busses":[33],"bridge":[35],"elements.":[36],"application":[38,143],"C":[42,71],"pro-":[43],"cesses":[44],"mapped":[45],"to":[46,129,139],"the":[47,51,70,80,102,114,121,124,131,146,150],"components.":[49],"Once":[50],"plat-":[52],"form":[53],"decided,":[55],"set":[57],"communication":[61],"APIs":[62],"automatically":[64,83,165],"generated":[65,84,187],"each":[67],"process.":[68],"After":[69],"code":[72,134],"input,":[74],"an":[75],"executable":[76],"SystemC":[77,95,133],"TLM":[78,89,106,136,159],"design":[81],"our":[86,116],"tool.":[87],"can":[90,152,163,185],"be":[91,153,164,186],"executed":[92],"standard":[94],"simulators":[96],"early":[98],"functional":[99],"verification":[100],"design.":[103],"Although,":[104],"several":[105],"styles":[107],"standards":[109],"have":[110],"been":[111],"proposed":[112],"in":[113,120,194],"past,":[115],"ap-":[117],"proach":[118],"differs":[119],"fact":[122],"that":[123,141,161,172],"designers":[125],"do":[126],"not":[127],"need":[128],"understand":[130],"underlying":[132],"or":[135],"modeling":[137],"style":[138],"verify":[140],"their":[142],"executes":[144],"on":[145],"selected":[147],"platform.":[148],"Moreover,":[149],"easily":[154],"modified":[155],"new":[158],"gen-":[166],"erated.":[167],"Our":[168],"experimental":[169],"results":[170],"demonstrate":[171],"large":[174],"industrial":[175],"applications":[176],"such":[177],"MP3":[179],"decoder":[180],"H.264,":[182],"high-speed":[183],"TLMs":[184],"wide":[190],"variety":[191],"platforms":[193],"few":[196],"seconds.":[197]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}