{"id":"https://openalex.org/W2112446207","doi":"https://doi.org/10.1109/hldvt.2005.1568830","title":"Formal verification of high-level conformance with symbolic simulation","display_name":"Formal verification of high-level conformance with symbolic simulation","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2112446207","doi":"https://doi.org/10.1109/hldvt.2005.1568830","mag":"2112446207"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2005.1568830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044916617","display_name":"Roope Kaivola","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"R. Kaivola","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029328053","display_name":"Armaghan W. Naik","orcid":"https://orcid.org/0000-0002-7844-2832"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Naik","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5044916617"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.327,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.62036607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8509415984153748},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.600440502166748},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5327848196029663},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5295782089233398},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.48520949482917786},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4675278663635254},{"id":"https://openalex.org/keywords/conformance-checking","display_name":"Conformance checking","score":0.4463021755218506},{"id":"https://openalex.org/keywords/symbolic-trajectory-evaluation","display_name":"Symbolic trajectory evaluation","score":0.43472516536712646},{"id":"https://openalex.org/keywords/symbolic-execution","display_name":"Symbolic execution","score":0.42630434036254883},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41536033153533936},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4145117998123169},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3993147015571594},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39153069257736206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3610619902610779},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34607023000717163},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28087735176086426},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1313048005104065}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8509415984153748},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.600440502166748},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5327848196029663},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5295782089233398},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.48520949482917786},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4675278663635254},{"id":"https://openalex.org/C2775948798","wikidata":"https://www.wikidata.org/wiki/Q5160261","display_name":"Conformance checking","level":5,"score":0.4463021755218506},{"id":"https://openalex.org/C23123167","wikidata":"https://www.wikidata.org/wiki/Q7661193","display_name":"Symbolic trajectory evaluation","level":3,"score":0.43472516536712646},{"id":"https://openalex.org/C2779639559","wikidata":"https://www.wikidata.org/wiki/Q7661178","display_name":"Symbolic execution","level":3,"score":0.42630434036254883},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41536033153533936},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4145117998123169},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3993147015571594},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39153069257736206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3610619902610779},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34607023000717163},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28087735176086426},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1313048005104065},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C207505557","wikidata":"https://www.wikidata.org/wiki/Q4374012","display_name":"Business process modeling","level":4,"score":0.0},{"id":"https://openalex.org/C17409809","wikidata":"https://www.wikidata.org/wiki/Q161764","display_name":"Geochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C85345410","wikidata":"https://www.wikidata.org/wiki/Q851587","display_name":"Business process","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2005.1568830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W120333500","https://openalex.org/W1484366641","https://openalex.org/W1493919131","https://openalex.org/W1495266209","https://openalex.org/W1508918024","https://openalex.org/W1540180001","https://openalex.org/W1555814309","https://openalex.org/W1570105559","https://openalex.org/W1576344789","https://openalex.org/W1599897266","https://openalex.org/W1791573659","https://openalex.org/W1986558678","https://openalex.org/W2005001435","https://openalex.org/W2045112813","https://openalex.org/W2080267935","https://openalex.org/W2123596219","https://openalex.org/W2137302701","https://openalex.org/W2164095005","https://openalex.org/W2802193974","https://openalex.org/W2913459036","https://openalex.org/W4248352158","https://openalex.org/W4251912342","https://openalex.org/W6629648295","https://openalex.org/W6633286768","https://openalex.org/W6635949539","https://openalex.org/W6678559842","https://openalex.org/W6684153836"],"related_works":["https://openalex.org/W2365988016","https://openalex.org/W1785234853","https://openalex.org/W2038864046","https://openalex.org/W1742935137","https://openalex.org/W1545972740","https://openalex.org/W2156717832","https://openalex.org/W4312733571","https://openalex.org/W1483297389","https://openalex.org/W1959575449","https://openalex.org/W1547517160"],"abstract_inverted_index":{"We":[0,76],"describe":[1],"a":[2,30,86,92],"practical":[3],"methodology":[4,79],"for":[5],"large-scale":[6],"full":[7],"formal":[8],"validation":[9,50],"of":[10,17,51,54,72,82],"industrial":[11],"circuits.":[12],"The":[13,41],"approach":[14,42],"targets":[15],"conformance":[16],"register-transfer":[18],"level":[19],"circuit":[20],"descriptions":[21],"with":[22,37],"abstract":[23],"high-level":[24],"models.":[25],"It":[26],"is":[27],"supported":[28],"by":[29],"proof":[31],"tool":[32],"that":[33],"combines":[34],"symbolic":[35],"simulation":[36],"human-generated":[38],"inductive":[39],"invariants.":[40],"has":[43,61],"emerged":[44],"from":[45],"extensive":[46],"experiences":[47],"in":[48],"the":[49,70,78,80],"key":[52],"parts":[53],"Intel":[55],"IA-32":[56],"microprocessor":[57],"designs,":[58],"and":[59,91],"it":[60],"allowed":[62],"us":[63],"to":[64],"completely":[65],"verify":[66],"feedback-intensive":[67],"circuits":[68],"beyond":[69],"capabilities":[71],"most":[73],"other":[74],"tools.":[75],"discuss":[77],"context":[81],"two":[83],"case":[84],"studies:":[85],"register":[87],"file":[88],"bypass":[89],"network":[90],"cache":[93],"invalidation":[94],"protocol.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}