{"id":"https://openalex.org/W2131570554","doi":"https://doi.org/10.1109/hldvt.2005.1568820","title":"DVGen: a test generator for the transmeta Efficeon VLIW processor","display_name":"DVGen: a test generator for the transmeta Efficeon VLIW processor","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2131570554","doi":"https://doi.org/10.1109/hldvt.2005.1568820","mag":"2131570554"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2005.1568820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013931119","display_name":"K.D. Rich","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K.D. Rich","raw_affiliation_strings":["Transmeta Corporation, Santa Clara, CA, USA","Transmeta Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Transmeta Corporation, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Transmeta Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048916119","display_name":"S. Govindaraju","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.G. Govindaraju","raw_affiliation_strings":["Transmeta Corporation, Santa Clara, CA, USA","Transmeta Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Transmeta Corporation, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Transmeta Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079899024","display_name":"Robert J. Shaw","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Shaw","raw_affiliation_strings":["Transmeta Corporation, Santa Clara, CA, USA","Transmeta Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Transmeta Corporation, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Transmeta Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063994793","display_name":"D. Dobrikin","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Dobrikin","raw_affiliation_strings":["Transmeta Corporation, Santa Clara, CA, USA","Transmeta Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Transmeta Corporation, Santa Clara, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Transmeta Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013931119"],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":0.3581,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.67861111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8145774006843567},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6266740560531616},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.49668651819229126},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.48828816413879395},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4667297601699829},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.42388835549354553},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3889128565788269},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3810270428657532},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3259880840778351},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.27513545751571655},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1759783923625946},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10306891798973083}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8145774006843567},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6266740560531616},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.49668651819229126},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.48828816413879395},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4667297601699829},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.42388835549354553},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3889128565788269},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3810270428657532},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3259880840778351},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.27513545751571655},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1759783923625946},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10306891798973083},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2005.1568820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W327634714","https://openalex.org/W1486562535","https://openalex.org/W2008923158","https://openalex.org/W2009653580","https://openalex.org/W2042345013","https://openalex.org/W2098283416","https://openalex.org/W2102454528","https://openalex.org/W2102606870","https://openalex.org/W2107580999","https://openalex.org/W2132055325","https://openalex.org/W2136357775","https://openalex.org/W2145738444","https://openalex.org/W2253434421","https://openalex.org/W4239189021","https://openalex.org/W6661088469"],"related_works":["https://openalex.org/W2372381897","https://openalex.org/W1585182585","https://openalex.org/W1974283739","https://openalex.org/W4249931222","https://openalex.org/W1566248920","https://openalex.org/W1540265018","https://openalex.org/W2163833890","https://openalex.org/W2146636354","https://openalex.org/W4313563760","https://openalex.org/W2152417349"],"abstract_inverted_index":{"This":[0,77],"paper":[1,78,148],"describes":[2],"DVGen,":[3],"a":[4,74,151],"tool":[5],"that":[6,138],"significantly":[7],"improves":[8],"the":[9,12,17,41,53,65,80,85,97,124],"productivity":[10],"of":[11,19,25,36,82,87,93,126,154],"verification":[13],"engineer":[14,42],"by":[15,56,70,105],"facilitating":[16],"generation":[18,110],"self-checking":[20],"tests":[21,58,72,137],"from":[22,116],"high-level":[23,75,152],"specifications":[24,119,131],"test":[26,46,109,118],"intent.":[27],"DVGen":[28,106,127],"automates":[29],"resource":[30],"management,":[31],"instruction":[32],"scheduling":[33,81],"and":[34,67,84,140],"computation":[35],"self-check":[37],"reference":[38,99],"values,":[39],"allowing":[40],"to":[43,107,113,128,135],"focus":[44],"on":[45],"intent":[47],"through":[48],"minimally-constrained":[49],"specifications.":[50],"It":[51],"provides":[52],"control":[54],"afforded":[55,69],"writing":[57,71],"in":[59,73,111,133],"assembly":[60],"language":[61],"as":[62,64],"well":[63],"power":[66,92],"flexibility":[68],"language.":[76],"details":[79],"instructions":[83],"methods":[86],"controlling":[88],"code":[89],"generation.":[90],"The":[91,147],"DVGen's":[94,155],"interface":[95],"with":[96,150],"architectural":[98],"simulator":[100],"is":[101,145],"explored.":[102],"Techniques":[103],"employed":[104],"perturb":[108],"order":[112,134],"increase":[114],"coverage":[115],"existing":[117],"are":[120],"presented.":[121],"Following":[122],"that,":[123],"ability":[125],"combine":[129],"diverse":[130],"intelligently":[132],"create":[136],"setup":[139],"trigger":[141],"concurrent":[142],"interesting":[143],"events":[144],"discussed.":[146],"concludes":[149],"discussion":[153],"most":[156],"salient":[157],"features.":[158]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}