{"id":"https://openalex.org/W1515770692","doi":"https://doi.org/10.1109/hldvt.2005.1568811","title":"Establishing latch correspondence for embedded circuits of PowerPC microprocessors","display_name":"Establishing latch correspondence for embedded circuits of PowerPC microprocessors","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W1515770692","doi":"https://doi.org/10.1109/hldvt.2005.1568811","mag":"1515770692"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2005.1568811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071830402","display_name":"H. Anand","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"H. Anand","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","Freescale Semicond. Inc., Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semicond. Inc., Austin, TX#TAB#","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108522396","display_name":"J. Bhadra","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Bhadra","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","Freescale Semicond. Inc., Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semicond. Inc., Austin, TX#TAB#","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050136674","display_name":"Alper \u015een","orcid":"https://orcid.org/0000-0002-5508-6484"},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Sen","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","Freescale Semicond. Inc., Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semicond. Inc., Austin, TX#TAB#","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011349515","display_name":"Magdy S. Abadir","orcid":"https://orcid.org/0000-0003-4046-2472"},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Abadir","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","Freescale Semicond. Inc., Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semicond. Inc., Austin, TX#TAB#","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052104793","display_name":"K. G. Davis","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.G. Davis","raw_affiliation_strings":["Freescale Semiconductor, Inc., Austin, TX, USA","Freescale Semicond. Inc., Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Inc., Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Freescale Semicond. Inc., Austin, TX#TAB#","institution_ids":["https://openalex.org/I100625452"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5071830402"],"corresponding_institution_ids":["https://openalex.org/I100625452"],"apc_list":null,"apc_paid":null,"fwci":0.2787,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51848321,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.7914254665374756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7430682182312012},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5382307767868042},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.5243435502052307},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4881632924079895},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46103668212890625},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.46099212765693665},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4126977324485779},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3703005313873291},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3509204089641571},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3338219225406647},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3297634422779083},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3194150924682617},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2792912721633911},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16020610928535461},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1351393163204193},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12656286358833313},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11211967468261719},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07774734497070312}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.7914254665374756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7430682182312012},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5382307767868042},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.5243435502052307},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4881632924079895},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46103668212890625},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.46099212765693665},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4126977324485779},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3703005313873291},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3509204089641571},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3338219225406647},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3297634422779083},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3194150924682617},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2792912721633911},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16020610928535461},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1351393163204193},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12656286358833313},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11211967468261719},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07774734497070312},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2005.1568811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W96727551","https://openalex.org/W1866896089","https://openalex.org/W1956149407","https://openalex.org/W2028988435","https://openalex.org/W2066345462","https://openalex.org/W2088622131","https://openalex.org/W2123736383","https://openalex.org/W2124667771","https://openalex.org/W2137035823","https://openalex.org/W2151940902","https://openalex.org/W2159099907","https://openalex.org/W2161215542","https://openalex.org/W2237788591","https://openalex.org/W4230009915","https://openalex.org/W4243399171","https://openalex.org/W4247089533","https://openalex.org/W4255400352","https://openalex.org/W6657564126","https://openalex.org/W6720552070"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2243536805","https://openalex.org/W142017057","https://openalex.org/W1980349267","https://openalex.org/W1702800398","https://openalex.org/W4387767018","https://openalex.org/W1551512938","https://openalex.org/W2059930861","https://openalex.org/W2746929098","https://openalex.org/W1513105280"],"abstract_inverted_index":{"We":[0,17,48],"present":[1],"a":[2,25,37,85,112],"latch":[3,29,46,56,74,90],"mapping":[4,91,117],"methodology":[5,70],"that":[6,106],"judiciously":[7],"leverages":[8],"structural":[9],"and":[10,126],"functional":[11,21],"analyses":[12],"on":[13,40,96],"digital":[14],"sequential":[15],"circuits.":[16],"make":[18],"use":[19,36],"of":[20,80],"design":[22,102],"constraints":[23],"in":[24,62,116,120],"way":[26],"to":[27,44],"get":[28],"correspondence":[30],"information.":[31],"For":[32],"scanable":[33],"latches":[34,59,118,124],"we":[35],"technique":[38,108],"based":[39],"scan":[41],"chain":[42],"analysis":[43],"obtain":[45],"correspondences.":[47],"also":[49,77],"provide":[50],"an":[51],"effective":[52],"heuristic":[53],"for":[54,58],"finding":[55],"correspondences":[57],"(potentially":[60],"nonscanable)":[61],"complex":[63],"state":[64],"machines":[65],"having":[66],"cyclic":[67],"dependencies.":[68],"Our":[69],"not":[71],"only":[72],"answers":[73],"correspondence,":[75],"but":[76],"provides":[78],"polarity":[79],"the":[81],"correspondence.":[82],"This":[83],"is":[84],"major":[86],"advantage":[87],"over":[88],"earlier":[89],"algorithms.":[92],"Experimental":[93],"results":[94],"obtained":[95],"embedded":[97],"circuits":[98],"from":[99],"live":[100],"PowerPCreg":[101],"projects":[103],"have":[104],"shown":[105],"our":[107],"fares":[109],"better":[110],"than":[111],"leading":[113],"vendor":[114],"tool":[115],"-":[119],"both":[121],"quantitative":[122],"(more":[123],"mapped)":[125],"performance":[127],"(time/memory":[128],"used)":[129],"aspects":[130]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}