{"id":"https://openalex.org/W2135604190","doi":"https://doi.org/10.1109/hldvt.2005.1568808","title":"Improvement of fault injection techniques based on VHDL code modification","display_name":"Improvement of fault injection techniques based on VHDL code modification","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2135604190","doi":"https://doi.org/10.1109/hldvt.2005.1568808","mag":"2135604190"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2005.1568808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059663710","display_name":"J.-Carlos Baraza-Calvo","orcid":"https://orcid.org/0000-0001-7692-2309"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J.C. Baraza","raw_affiliation_strings":["Fault Tolerant Systems Research Group (GSTF)-Department of Computer Engineering (DISCA), Technical University of Valencia, Spain","Dept. of Comput. Eng., Valencia Tech. Univ., Spain"],"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems Research Group (GSTF)-Department of Computer Engineering (DISCA), Technical University of Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Valencia Tech. Univ., Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051715432","display_name":"Joaqu\u00edn Gracia-Mor\u00e1n","orcid":"https://orcid.org/0000-0001-9715-8960"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Gracia","raw_affiliation_strings":["Fault Tolerant Systems Research Group (GSTF)-Department of Computer Engineering (DISCA), Technical University of Valencia, Spain","Dept. of Comput. Eng., Valencia Tech. Univ., Spain"],"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems Research Group (GSTF)-Department of Computer Engineering (DISCA), Technical University of Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Valencia Tech. Univ., Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109041454","display_name":"Daniel Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"D. Gil","raw_affiliation_strings":["Fault Tolerant Systems Research Group (GSTF)-Department of Computer Engineering (DISCA), Technical University of Valencia, Spain","Dept. of Comput. Eng., Valencia Tech. Univ., Spain"],"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems Research Group (GSTF)-Department of Computer Engineering (DISCA), Technical University of Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Valencia Tech. Univ., Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111992163","display_name":"Pedro Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P.J. Gil","raw_affiliation_strings":["Fault Tolerant Systems Research Group (GSTF)-Department of Computer Engineering (DISCA), Technical University of Valencia, Spain","Dept. of Comput. Eng., Valencia Tech. Univ., Spain"],"affiliations":[{"raw_affiliation_string":"Fault Tolerant Systems Research Group (GSTF)-Department of Computer Engineering (DISCA), Technical University of Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Valencia Tech. Univ., Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059663710"],"corresponding_institution_ids":["https://openalex.org/I16097986","https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":4.968,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.95192422,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.8850802779197693},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7746012210845947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6356346607208252},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5846127867698669},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.5692728161811829},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5420289039611816},{"id":"https://openalex.org/keywords/reachability","display_name":"Reachability","score":0.5167497992515564},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4614514112472534},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44743648171424866},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43570056557655334},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38093212246894836},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3449380397796631},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2808239758014679},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.27252286672592163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21776220202445984},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15965402126312256},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15170523524284363},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0808696448802948}],"concepts":[{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.8850802779197693},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7746012210845947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6356346607208252},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5846127867698669},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.5692728161811829},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5420289039611816},{"id":"https://openalex.org/C136643341","wikidata":"https://www.wikidata.org/wiki/Q1361526","display_name":"Reachability","level":2,"score":0.5167497992515564},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4614514112472534},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44743648171424866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43570056557655334},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38093212246894836},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3449380397796631},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2808239758014679},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.27252286672592163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21776220202445984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15965402126312256},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15170523524284363},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0808696448802948},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2005.1568808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W118604399","https://openalex.org/W839118537","https://openalex.org/W1488710000","https://openalex.org/W1579600628","https://openalex.org/W1892111635","https://openalex.org/W2013927971","https://openalex.org/W2049694450","https://openalex.org/W2072194206","https://openalex.org/W2076273505","https://openalex.org/W2098513789","https://openalex.org/W2102673752","https://openalex.org/W2120860555","https://openalex.org/W2135577965","https://openalex.org/W2151344837","https://openalex.org/W4234609313","https://openalex.org/W4235799760","https://openalex.org/W4244439367","https://openalex.org/W6629007358"],"related_works":["https://openalex.org/W1546657425","https://openalex.org/W2119819375","https://openalex.org/W2049683971","https://openalex.org/W2165042063","https://openalex.org/W2133037188","https://openalex.org/W72451598","https://openalex.org/W2130254085","https://openalex.org/W2084947282","https://openalex.org/W2153544183","https://openalex.org/W2110818533"],"abstract_inverted_index":{"Fault":[0],"injection":[1,20,86,118],"techniques":[2,44,82],"based":[3,55],"on":[4,56],"the":[5,29,33,38,51,57,89,94,122,129],"use":[6,58],"of":[7,32,43,59,71,91,96,105,128,132],"VHDL":[8],"as":[9,23],"design":[10,30],"language":[11],"offer":[12],"important":[13],"advantages":[14],"with":[15],"regard":[16],"to":[17,67,78],"other":[18],"fault":[19,72,85,117],"techniques.":[21],"First,":[22],"they":[24,35],"can":[25,110],"be":[26,111],"applied":[27],"during":[28],"phase":[31],"system,":[34],"allow":[36],"reducing":[37],"time-to-market.":[39],"Second,":[40],"this":[41,99],"type":[42],"presents":[45],"high":[46,69],"controllability":[47],"and":[48,61,93,107],"reachability.":[49],"Among":[50],"different":[52],"techniques,":[53],"those":[54],"saboteurs":[60,92,106],"mutants":[62,108],"are":[63],"especially":[64],"attractive":[65],"due":[66],"their":[68],"capability":[70],"modeling.":[73],"However,":[74],"it":[75],"is":[76],"difficult":[77],"implement":[79],"automatically":[80],"these":[81],"in":[83,114],"a":[84,116],"tool,":[87],"mainly":[88],"insertion":[90],"generation":[95],"mutants.":[97],"In":[98],"paper,":[100],"we":[101],"present":[102],"new":[103],"models":[104],"that":[109],"easily":[112],"applicable":[113],"VFIT,":[115],"tool":[119],"developed":[120],"by":[121],"Fault-Tolerant":[123],"Systems":[124],"Research":[125],"Group":[126],"(GSTF)":[127],"Technical":[130],"University":[131],"Valencia.":[133]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":6}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}