{"id":"https://openalex.org/W4247445609","doi":"https://doi.org/10.1109/hldvt.2005.1568806","title":"Simulation-based functional test generation for embedded processors","display_name":"Simulation-based functional test generation for embedded processors","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W4247445609","doi":"https://doi.org/10.1109/hldvt.2005.1568806"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2005.1568806","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100682308","display_name":"Charles H.\u2010P. Wen","orcid":"https://orcid.org/0000-0003-4623-9941"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C.H.-P. Wen","raw_affiliation_strings":["Department of ECE, University of California, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100369642","display_name":"Li-C. Wang","orcid":"https://orcid.org/0000-0003-4851-8004"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.-C. Wang","raw_affiliation_strings":["Department of ECE, University of California, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077687075","display_name":"Kwang\u2010Ting Cheng","orcid":"https://orcid.org/0000-0002-3885-4912"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kwang-Ting Cheng","raw_affiliation_strings":["Department of ECE, University of California, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100682308"],"corresponding_institution_ids":["https://openalex.org/I154570441"],"apc_list":null,"apc_paid":null,"fwci":0.2787,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.62451012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7579076290130615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7300031185150146},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6013059616088867},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5984643697738647},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43718278408050537},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.431205689907074},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4282896816730499},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.41421350836753845},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39253875613212585},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3399921953678131},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3235318660736084},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2852790057659149},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.25444456934928894},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.2286338210105896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21465569734573364},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13414031267166138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1119602620601654}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7579076290130615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7300031185150146},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6013059616088867},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5984643697738647},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43718278408050537},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.431205689907074},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4282896816730499},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.41421350836753845},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39253875613212585},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3399921953678131},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3235318660736084},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2852790057659149},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.25444456934928894},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.2286338210105896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21465569734573364},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13414031267166138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1119602620601654},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/hldvt.2005.1568806","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2005.1568806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Tenth IEEE International High-Level Design Validation and Test Workshop, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-77781","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-77781","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"},{"id":"pmh:oai:repository.ust.hk:1783.1-77781","is_oa":false,"landing_page_url":"http://www.scopus.com/record/display.url?eid=2-s2.0-33846612463&origin=inward","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1520252399","https://openalex.org/W1543818864","https://openalex.org/W1876406499","https://openalex.org/W1891950198","https://openalex.org/W1928232539","https://openalex.org/W1943663571","https://openalex.org/W1992006255","https://openalex.org/W2026317840","https://openalex.org/W2070279173","https://openalex.org/W2080132708","https://openalex.org/W2091401625","https://openalex.org/W2111785162","https://openalex.org/W2137279507","https://openalex.org/W2158097697","https://openalex.org/W2158599927","https://openalex.org/W4233176001","https://openalex.org/W4238893454","https://openalex.org/W4243214410","https://openalex.org/W4250822128","https://openalex.org/W4255968055","https://openalex.org/W6640664777","https://openalex.org/W6648194185","https://openalex.org/W6683168080"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W2032952398","https://openalex.org/W1979305473","https://openalex.org/W2786111245","https://openalex.org/W2147986372","https://openalex.org/W3009953521","https://openalex.org/W4231798798","https://openalex.org/W2125317684","https://openalex.org/W4234763172","https://openalex.org/W2570882127"],"abstract_inverted_index":{"Deterministic":[0],"functional":[1,32,60],"test":[2,33,45,61,105,162],"pattern":[3,34],"generation":[4,35,46,62,72,106,163],"has":[5],"been":[6],"a":[7,30,59,88],"long-standing":[8],"open":[9],"problem,":[10],"which":[11],"is":[12,37,119,132],"an":[13],"important":[14],"problem":[15],"to":[16,28,38,69,101,114,123,136],"be":[17,124,137],"solved":[18],"for":[19],"both":[20],"design":[21,54,89],"verification":[22],"and":[23,92,129,146],"manufacturing":[24],"testing.":[25],"One":[26,118],"key":[27],"develop":[29,109],"practical":[31],"approach":[36,63],"avoid":[39],"the":[40,44,51,71,79,103,130,144,148,160,167],"exponential":[41],"growth":[42,52,81],"of":[43,50,73,112,150],"complexity":[47,80],"in":[48,53,87],"terms":[49],"size.":[55],"This":[56],"work":[57],"proposes":[58],"where":[64],"simulation":[65],"results":[66],"are":[67,99],"used":[68,100],"guide":[70],"additional":[74],"tests.":[75],"Our":[76],"methodology":[77,164],"avoids":[78],"issue":[82],"by":[83],"converting":[84],"some":[85],"modules":[86],"into":[90],"simpler":[91],"more":[93],"efficient":[94],"models.":[95],"Then,":[96],"these":[97,116,151],"models":[98],"facilitate":[102],"actual":[104],"process.":[107],"We":[108,142,158],"two":[110],"sets":[111],"techniques":[113,152],"achieve":[115],"conversions.":[117],"called":[120,133],"Boolean":[121],"learning":[122,135],"applied":[125,138],"on":[126,139,155,166],"random":[127],"logic":[128],"other":[131],"arithmetic":[134],"datapath":[140],"modules.":[141],"demonstrate":[143],"effectivenesses":[145],"discuss":[147],"limitations":[149],"through":[153],"experiments":[154],"benchmark":[156],"circuits.":[157],"validate":[159],"overall":[161],"based":[165],"OpenRISC":[168],"1200":[169],"microprocessor.":[170]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}