{"id":"https://openalex.org/W1987020254","doi":"https://doi.org/10.1109/hldvt.2004.1431265","title":"High level hardware validation using hierarchical message sequence charts","display_name":"High level hardware validation using hierarchical message sequence charts","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W1987020254","doi":"https://doi.org/10.1109/hldvt.2004.1431265","mag":"1987020254"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2004.1431265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2004.1431265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112713714","display_name":"Praveen K. Murthy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P.K. Murthy","raw_affiliation_strings":["Fujitsu Labs of America (FLA), Sunnyvale, CA"],"affiliations":[{"raw_affiliation_string":"Fujitsu Labs of America (FLA), Sunnyvale, CA","institution_ids":["https://openalex.org/I4210094759"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002207030","display_name":"Sharon Rajan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094759","display_name":"Fujitsu (United States)","ror":"https://ror.org/0073whr05","country_code":"US","type":"company","lineage":["https://openalex.org/I2252096349","https://openalex.org/I4210094759"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.R. Rajan","raw_affiliation_strings":["Fujitsu Labs of America (FLA), Sunnyvale, CA","Fujitsu Labs of America (FLA), Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Fujitsu Labs of America (FLA), Sunnyvale, CA","institution_ids":["https://openalex.org/I4210094759"]},{"raw_affiliation_string":"Fujitsu Labs of America (FLA), Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210094759"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073079965","display_name":"Ken Takayama","orcid":"https://orcid.org/0000-0002-9159-7580"},"institutions":[{"id":"https://openalex.org/I2252096349","display_name":"Fujitsu (Japan)","ror":"https://ror.org/038e2g226","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Takayama","raw_affiliation_strings":["Fujitsu Labs Ltd., Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Fujitsu Labs Ltd., Kawasaki, Japan","institution_ids":["https://openalex.org/I2252096349"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112713714"],"corresponding_institution_ids":["https://openalex.org/I4210094759"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.1068772,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1664","issue":null,"first_page":"167","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8428415060043335},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6285552382469177},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5458233952522278},{"id":"https://openalex.org/keywords/formalism","display_name":"Formalism (music)","score":0.5350132584571838},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.49851274490356445},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4637297987937927},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4544144868850708},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4416927695274353},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4376709461212158},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3349258601665497},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1832042634487152}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8428415060043335},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6285552382469177},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5458233952522278},{"id":"https://openalex.org/C73301696","wikidata":"https://www.wikidata.org/wiki/Q5469984","display_name":"Formalism (music)","level":3,"score":0.5350132584571838},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.49851274490356445},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4637297987937927},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4544144868850708},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4416927695274353},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4376709461212158},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3349258601665497},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1832042634487152},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C558565934","wikidata":"https://www.wikidata.org/wiki/Q2743","display_name":"Musical","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2004.1431265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2004.1431265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1539457702","https://openalex.org/W1574587683","https://openalex.org/W1592055490","https://openalex.org/W2001609641","https://openalex.org/W2116558330","https://openalex.org/W2914956942","https://openalex.org/W6634267369"],"related_works":["https://openalex.org/W168509588","https://openalex.org/W1988085222","https://openalex.org/W1984090905","https://openalex.org/W1956832902","https://openalex.org/W2131133849","https://openalex.org/W2159627717","https://openalex.org/W2545675050","https://openalex.org/W2133071611","https://openalex.org/W2127715637","https://openalex.org/W2038328229"],"abstract_inverted_index":{"We":[0,27,54,77],"describe":[1],"a":[2,12,18,29,62],"methodology":[3,57,69],"for":[4,31,89],"designing,":[5],"testing,":[6],"and":[7,34,42,65,93],"verifying":[8],"hardware":[9,48],"designs":[10],"from":[11,37],"high":[13,39],"level":[14,40],"of":[15,61],"abstraction,":[16],"using":[17,43],"visual":[19],"formalism":[20],"based":[21],"on":[22],"hierarchical":[23],"message":[24],"sequence":[25],"charts.":[26],"develop":[28,78],"method":[30],"generating":[32],"behaviors":[33],"monitors":[35],"automatically":[36],"this":[38],"description,":[41],"it":[44],"to":[45,58],"validate":[46],"actual":[47],"implementations":[49],"developed":[50],"by":[51],"design":[52,60,75],"teams.":[53],"apply":[55],"our":[56],"the":[59,68,96],"PCl-Express":[63],"switch,":[64],"show":[66],"that":[67,83],"is":[70],"useful":[71],"in":[72],"finding":[73],"many":[74],"errors.":[76],"an":[79],"enhanced":[80],"hMSC":[81],"language":[82],"can":[84],"be":[85],"much":[86],"better":[87],"suited":[88],"describing":[90],"complex":[91],"standards":[92],"protocols":[94],"like":[95],"PCI-express.":[97]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}