{"id":"https://openalex.org/W2077222678","doi":"https://doi.org/10.1109/hldvt.2004.1431240","title":"Functional verification based on the EFSM model","display_name":"Functional verification based on the EFSM model","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2077222678","doi":"https://doi.org/10.1109/hldvt.2004.1431240","mag":"2077222678"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2004.1431240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2004.1431240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"F. Fummi","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e1 di Verona, Italy","Dipt. di Informatica, Univ. di Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e1 di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Dipt. di Informatica, Univ. di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023565015","display_name":"C. Marconcini","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Marconcini","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e1 di Verona, Italy","Dipt. di Informatica, Univ. di Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e1 di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Dipt. di Informatica, Univ. di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025088388","display_name":"Graziano Pravadelli","orcid":"https://orcid.org/0000-0002-7833-1673"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Pravadelli","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e1 di Verona, Italy","Dipt. di Informatica, Univ. di Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e1 di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]},{"raw_affiliation_string":"Dipt. di Informatica, Univ. di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040302302"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":0.5266,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.65705337,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/extended-finite-state-machine","display_name":"Extended finite-state machine","score":0.9278997182846069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7475491762161255},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7003173232078552},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.6549134850502014},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5198029279708862},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5141572952270508},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4499824047088623},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39150023460388184},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34550976753234863},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34462201595306396},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3321745991706848},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32020965218544006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14941367506980896}],"concepts":[{"id":"https://openalex.org/C181062253","wikidata":"https://www.wikidata.org/wiki/Q5421886","display_name":"Extended finite-state machine","level":3,"score":0.9278997182846069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7475491762161255},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7003173232078552},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.6549134850502014},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5198029279708862},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5141572952270508},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4499824047088623},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39150023460388184},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34550976753234863},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34462201595306396},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3321745991706848},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32020965218544006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14941367506980896},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2004.1431240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2004.1431240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop (IEEE Cat. No.04EX940)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1567413682","https://openalex.org/W1585013958","https://openalex.org/W1976017876","https://openalex.org/W2060461359","https://openalex.org/W2097939575","https://openalex.org/W2128475506","https://openalex.org/W2135015850","https://openalex.org/W2151723639","https://openalex.org/W2152344976","https://openalex.org/W2161953653","https://openalex.org/W2169370044","https://openalex.org/W6635137777","https://openalex.org/W6680173411"],"related_works":["https://openalex.org/W2103079041","https://openalex.org/W4254792149","https://openalex.org/W2895802795","https://openalex.org/W4230357508","https://openalex.org/W2213014552","https://openalex.org/W4256073794","https://openalex.org/W2093565921","https://openalex.org/W2535130387","https://openalex.org/W2205347728","https://openalex.org/W1578641445"],"abstract_inverted_index":{"The":[0],"paper":[1],"presents":[2],"a":[3,10],"methodology":[4],"for":[5],"addressing":[6],"hard-to-detect":[7],"faults":[8],"when":[9],"high-level":[11],"ATPG":[12],"is":[13,30],"applied":[14],"to":[15,32],"verify":[16],"functional":[17],"descriptions":[18],"of":[19,25,35],"sequential":[20],"circuits.":[21],"A":[22],"particular":[23],"kind":[24],"extended":[26],"finite":[27],"state":[28],"machines":[29],"adopted":[31],"improve":[33],"detectability":[34],"such":[36],"faults.":[37]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}