{"id":"https://openalex.org/W2158097697","doi":"https://doi.org/10.1109/hldvt.2003.1252468","title":"Software-based self-test methodology for crosstalk faults in processors","display_name":"Software-based self-test methodology for crosstalk faults in processors","publication_year":2004,"publication_date":"2004-03-30","ids":{"openalex":"https://openalex.org/W2158097697","doi":"https://doi.org/10.1109/hldvt.2003.1252468","mag":"2158097697"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2003.1252468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2003.1252468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eighth IEEE International High-Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110230313","display_name":"Xiaoliang Bai","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaoliang Bai","raw_affiliation_strings":["Department of Elecrical and Computer Engineering, University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"Department of Elecrical and Computer Engineering, University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100379207","display_name":"Li Chen","orcid":"https://orcid.org/0000-0002-0582-1903"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li Chen","raw_affiliation_strings":["Department of Elecrical and Computer Engineering, University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"Department of Elecrical and Computer Engineering, University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025308099","display_name":"S. Dey","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Dey","raw_affiliation_strings":["Department of Elecrical and Computer Engineering, University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"Department of Elecrical and Computer Engineering, University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110230313"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":1.0532,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77489234,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"11","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.773253321647644},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6940840482711792},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6152747869491577},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6110687851905823},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5902118682861328},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5776203274726868},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5176904201507568},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.49395304918289185},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.47407761216163635},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.45775070786476135},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42454618215560913},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.33958953619003296},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3258747458457947},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.28252989053726196},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1853121519088745}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.773253321647644},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6940840482711792},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6152747869491577},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6110687851905823},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5902118682861328},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5776203274726868},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5176904201507568},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.49395304918289185},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.47407761216163635},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.45775070786476135},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42454618215560913},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.33958953619003296},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3258747458457947},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.28252989053726196},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1853121519088745},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2003.1252468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2003.1252468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eighth IEEE International High-Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1487867841","https://openalex.org/W1488887879","https://openalex.org/W1511398680","https://openalex.org/W1524710953","https://openalex.org/W1612128692","https://openalex.org/W1876406499","https://openalex.org/W1891950198","https://openalex.org/W2012039919","https://openalex.org/W2050977086","https://openalex.org/W2110164501","https://openalex.org/W2110193751","https://openalex.org/W2111785162","https://openalex.org/W2115795793","https://openalex.org/W2126042558","https://openalex.org/W2131846601","https://openalex.org/W2132881562","https://openalex.org/W3143014988","https://openalex.org/W4233176001","https://openalex.org/W6630589821","https://openalex.org/W6631642183","https://openalex.org/W6653360945"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W2147986372","https://openalex.org/W2786111245","https://openalex.org/W1979305473","https://openalex.org/W1863819993","https://openalex.org/W2154529098","https://openalex.org/W2137475190","https://openalex.org/W2144004661","https://openalex.org/W2120619871","https://openalex.org/W2129020400"],"abstract_inverted_index":{"Due":[0],"to":[1,7,17,159,199],"signal":[2],"integrity":[3],"problems":[4],"inherent":[5],"sensitivity":[6],"timing,":[8],"power":[9],"supply":[10],"voltage":[11],"and":[12,28,40,66,75,90,129,146,182,204,213],"temperature,":[13],"it":[14],"is":[15,51,179],"desirable":[16],"test":[18,77,109,168,194,202,215],"AC":[19,61,217],"failures":[20,62],"such":[21],"as":[22,53],"crosstalk-induced":[23],"errors":[24],"at":[25,112],"operational":[26,33,82,114],"speed":[27],"in":[29,63,79,119,175],"the":[30,37,80,113,161],"circuit's":[31],"natural":[32,81],"environment.":[34,83],"To":[35],"overcome":[36],"daunting":[38],"cost":[39],"increasing":[41],"performance":[42],"hindrance":[43],"of":[44,108,138,144],"high-speed":[45],"external":[46,91],"testers,":[47,72],"Software-Based.":[48],"Self-Test":[49],"(SBST)":[50],"proposed":[52,207],"a":[54,106,133,156,224],"high-quality.":[55],"low-cost":[56,71],"at-speed":[57],"testing":[58,88,97,101],"solution":[59],"for":[60,98,102,140],"programmable":[64],"processors":[65],"System-on-Chips":[67],"(SoC).":[68],"SBST":[69,85,116],"utilizes":[70],"applies":[73,117],"tests":[74,118],"captures":[76],"responses":[78],"Hence":[84],"avoids":[86],"artificial":[87],"environment":[89],"tester":[92],"induced":[93],"inaccuracies.":[94],"Different":[95,124],"from":[96,231],"stuck-at":[99],"faults,":[100],"crosstalk":[103],"faults":[104],"requires":[105],"sequence":[107,143],"vectors":[110],"delivered":[111],"speed.":[115],"functional":[120],"mode":[121],"using":[122],"instructions.":[123],"instructions":[125,145,203],"impose":[126],"different":[127],"controllability":[128],"observability":[130],"constraints":[131],"on":[132,223],"module-under-test":[134],"(MUT).":[135],"The":[136,206],"complexity":[137,162],"searching":[139],"an":[141,192],"appropriate":[142,201],"operands":[147],"becomes":[148],"prohibitively":[149],"high.":[150],"In":[151],"this":[152],"paper,":[153],"we":[154],"propose":[155],"novel":[157],"methodology":[158,208],"conquer":[160],"challenge":[163],"by":[164],"efficiently":[165],"combining":[166],"structural":[167],"generation":[169,196,212],"technique":[170],"with":[171,184],"instruction-level":[172],"constraints.":[173],"MUT":[174],"several":[176],"time":[177],"frames":[178],"automatically":[180],"flattened":[181],"augmented":[183],"Super":[185],"Virtual":[186],"Constraint":[187],"Circuits":[188],"(SuperVCCs),":[189],"which":[190],"guide":[191],"automatic":[193,210],"pattern":[195],"(ATPG)":[197],"tool":[198],"select.":[200],"operands.":[205],"enables":[209],"test-program":[211],"high-fidelity":[214],"solution:for":[216],"failures.":[218],"Experimental":[219],"results":[220],"are":[221],"shown":[222],"commercial":[225],"embedded":[226],"processor":[227],"(Xtensa/sup":[228],"/spl":[229],"trade//":[230],"Tensilica":[232],"Inc).":[233]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}