{"id":"https://openalex.org/W1552624920","doi":"https://doi.org/10.1109/hldvt.2002.1224440","title":"Verification of a DSP IP cores by model checking","display_name":"Verification of a DSP IP cores by model checking","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1552624920","doi":"https://doi.org/10.1109/hldvt.2002.1224440","mag":"1552624920"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2002.1224440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2002.1224440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003269957","display_name":"Hoang Nga Nguyen","orcid":"https://orcid.org/0000-0003-0260-1697"},"institutions":[{"id":"https://openalex.org/I106887733","display_name":"Novozymes (Denmark)","ror":"https://ror.org/03ejz0s07","country_code":"DK","type":"company","lineage":["https://openalex.org/I106887733","https://openalex.org/I2801134892","https://openalex.org/I4210159963"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"H.N. Nguyen","raw_affiliation_strings":["Bull S.A. METASymbiose S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bull S.A. METASymbiose S.A","institution_ids":["https://openalex.org/I106887733"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011209900","display_name":"P. Koumou","orcid":null},"institutions":[{"id":"https://openalex.org/I106887733","display_name":"Novozymes (Denmark)","ror":"https://ror.org/03ejz0s07","country_code":"DK","type":"company","lineage":["https://openalex.org/I106887733","https://openalex.org/I2801134892","https://openalex.org/I4210159963"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"P. Koumou","raw_affiliation_strings":["Bull S.A. METASymbiose S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bull S.A. METASymbiose S.A","institution_ids":["https://openalex.org/I106887733"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007299903","display_name":"B. Candaele","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Candaele","raw_affiliation_strings":["THALES Communications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"THALES Communications","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024876851","display_name":"Michel Sarlotte","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Sarlotte","raw_affiliation_strings":["THALES Communications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"THALES Communications","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068336819","display_name":"Christian Antoine","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Antoine","raw_affiliation_strings":["THALES Communications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"THALES Communications","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059717526","display_name":"S. Emeriau","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Emeriau","raw_affiliation_strings":["THALES Communications"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"THALES Communications","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07136376,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7692380547523499},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6741652488708496},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5773755311965942},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5495606064796448},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4602881968021393},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4173338711261749},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3676171898841858},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2771054804325104},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22201019525527954}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7692380547523499},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6741652488708496},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5773755311965942},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5495606064796448},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4602881968021393},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4173338711261749},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3676171898841858},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2771054804325104},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22201019525527954}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2002.1224440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2002.1224440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2006962382","https://openalex.org/W2149716943","https://openalex.org/W2037121848","https://openalex.org/W4312733571","https://openalex.org/W113732979","https://openalex.org/W4315606162","https://openalex.org/W2340807904","https://openalex.org/W2333948626","https://openalex.org/W1547517160","https://openalex.org/W1483297389"],"abstract_inverted_index":{"This":[0],"paper":[1,33],"describes":[2],"an":[3],"experience":[4],"in":[5,50],"applying":[6],"formal":[7],"techniques":[8],"to":[9],"the":[10,13,21,26,38,47],"verification":[11],"of":[12,46],"IP":[14],"cores":[15],"composing":[16],"a":[17,41],"DSP.":[18],"We":[19],"discuss":[20],"application":[22],"methods":[23,48],"and":[24,40],"highlight":[25],"complementary":[27],"aspect":[28],"with":[29,35],"traditional":[30],"simulation.":[31],"The":[32],"concludes":[34],"comments":[36],"on":[37,43],"results":[39],"discussion":[42],"further":[44],"improvements":[45],"elaborated":[49],"this":[51],"experience.":[52]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}