{"id":"https://openalex.org/W1543096029","doi":"https://doi.org/10.1109/hldvt.2002.1224429","title":"Setting break-points in distributed time-triggered architecture","display_name":"Setting break-points in distributed time-triggered architecture","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1543096029","doi":"https://doi.org/10.1109/hldvt.2002.1224429","mag":"1543096029"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2002.1224429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2002.1224429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015151979","display_name":"Idriz Smaili","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142186","display_name":"TTTech Computertechnik (Austria)","ror":"https://ror.org/04jjzrj83","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210142186"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"I. Smaili","raw_affiliation_strings":["TTTech Computertechnik AG, Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TTTech Computertechnik AG, Vienna, Austria","institution_ids":["https://openalex.org/I4210142186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001793958","display_name":"Astrit Ademaj","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["AT","FR"],"is_corresponding":false,"raw_author_name":"A. Ademaj","raw_affiliation_strings":["Real-Time Systems Group, University of Technology, Vienna, Vienna, Austria","TIMA Lab., SLS Group, Grenoble, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Real-Time Systems Group, University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"TIMA Lab., SLS Group, Grenoble, France#TAB#","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2477,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50636228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12127","display_name":"Software System Performance and Reliability","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8945672512054443},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8051607608795166},{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.7032175660133362},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6366218328475952},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.590981125831604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5089364051818848},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4621250331401825},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.45890942215919495},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4307023882865906},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4130322337150574},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25318020582199097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11791977286338806}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8945672512054443},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8051607608795166},{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.7032175660133362},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6366218328475952},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.590981125831604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5089364051818848},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4621250331401825},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45890942215919495},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4307023882865906},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4130322337150574},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25318020582199097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11791977286338806},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2002.1224429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2002.1224429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1520952374","https://openalex.org/W1537376889","https://openalex.org/W1821094952","https://openalex.org/W1924663050","https://openalex.org/W2008445937","https://openalex.org/W2024481357","https://openalex.org/W2101879503","https://openalex.org/W2123721542","https://openalex.org/W2157739289","https://openalex.org/W2246276996","https://openalex.org/W2503643606","https://openalex.org/W6631297663"],"related_works":["https://openalex.org/W2086553023","https://openalex.org/W2102172561","https://openalex.org/W2366922255","https://openalex.org/W2351581202","https://openalex.org/W4235144968","https://openalex.org/W2978026406","https://openalex.org/W2388687068","https://openalex.org/W2381239448","https://openalex.org/W2800641345","https://openalex.org/W2886673879"],"abstract_inverted_index":{"Setting":[0],"a":[1,4,8,34,69,80,102,131],"brake-point":[2,81],"in":[3,18,25,46,63,75,86,146,184],"local":[5,20,94],"node":[6,134],"of":[7,15,30,33,44,92,118,174],"distributed":[9,35,76,155],"real-time":[10],"system":[11,58],"freezes":[12],"the":[13,16,19,26,47,50,57,64,87,90,93,97,116,123,128,147,172,178],"execution":[14,29,91],"application":[17,95],"node,":[21],"while":[22],"other":[23],"nodes":[24,45,85,145],"network":[27,88],"continue":[28],"their":[31],"part":[32],"application.":[36],"This":[37,106],"will":[38],"lead":[39],"to":[40,137,154],"an":[41],"inconsistent":[42],"state":[43],"system,":[48],"because":[49],"physical":[51],"time":[52,120],"cannot":[53],"be":[54,109,163],"stopped":[55],"and":[56,100,141],"is":[59,82,135,152],"no":[60],"more":[61],"consistent":[62],"temporal":[65,175],"domain.":[66],"We":[67],"present":[68],"new":[70],"method":[71,107],"for":[72,166],"setting":[73],"brake-points":[74],"time-triggered":[77,124,156,185],"systems.":[78,186],"After":[79],"set":[83],"all":[84],"freeze":[89],"at":[96],"same":[98],"instant":[99],"enters":[101],"debug":[103,129],"operation":[104],"mode.":[105],"can":[108,162],"applied":[110,164],"on":[111],"target":[112],"systems,":[113],"which":[114],"use":[115],"concept":[117],"sparse":[119],"base,":[121],"like":[122],"architecture":[125],"(TTA).":[126],"During":[127],"mode":[130],"monitoring":[132],"(debugger)":[133],"used":[136],"exchange":[138],"debugging":[139,150,160,179],"commands":[140],"data":[142],"with":[143],"particular":[144],"network.":[148],"The":[149,158],"process":[151],"transparent":[153],"applications.":[157],"proposed":[159],"technique":[161],"also":[165],"software":[167,181],"fault":[168,182],"injection.":[169],"It":[170],"circumvents":[171],"problem":[173],"intrusiveness":[176],"during":[177],"or":[180],"injection":[183]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}