{"id":"https://openalex.org/W2171700293","doi":"https://doi.org/10.1109/hldvt.2002.1224424","title":"High level validation of next-generation microprocessors","display_name":"High level validation of next-generation microprocessors","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2171700293","doi":"https://doi.org/10.1109/hldvt.2002.1224424","mag":"2171700293"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2002.1224424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2002.1224424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015323315","display_name":"Bob Bentley","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B. Bentley","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5015323315"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.8301458358764648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7041873335838318},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6392747759819031},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.5279746651649475},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5055599212646484},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.50380939245224},{"id":"https://openalex.org/keywords/moores-law","display_name":"Moore's law","score":0.48769888281822205},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.48444226384162903},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.48219481110572815},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4756350517272949},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4508013427257538},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.435242235660553},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24726197123527527}],"concepts":[{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.8301458358764648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7041873335838318},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6392747759819031},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5279746651649475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5055599212646484},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.50380939245224},{"id":"https://openalex.org/C206891323","wikidata":"https://www.wikidata.org/wiki/Q178655","display_name":"Moore's law","level":2,"score":0.48769888281822205},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.48444226384162903},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.48219481110572815},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4756350517272949},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4508013427257538},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.435242235660553},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24726197123527527},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2002.1224424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2002.1224424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Seventh IEEE International High-Level Design Validation and Test Workshop, 2002.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W28002901","https://openalex.org/W1484942078","https://openalex.org/W1511234963","https://openalex.org/W1528641402","https://openalex.org/W1541990207","https://openalex.org/W2046117560","https://openalex.org/W2072547867","https://openalex.org/W2249344705","https://openalex.org/W2753160566","https://openalex.org/W4285719527","https://openalex.org/W6691343681"],"related_works":["https://openalex.org/W2016111908","https://openalex.org/W2156509923","https://openalex.org/W1996076926","https://openalex.org/W1527636930","https://openalex.org/W4231429033","https://openalex.org/W4247967619","https://openalex.org/W2142970371","https://openalex.org/W103141792","https://openalex.org/W1978925434","https://openalex.org/W4254204727"],"abstract_inverted_index":{"Moore's":[0],"Law":[1],"continues":[2],"to":[3,24,27,33,53,81,124],"drive":[4],"an":[5],"inexorable":[6],"increase":[7],"in":[8],"the":[9,40,64,77,83,93,98,105,112,125],"number":[10],"of":[11,30,76,85,107,120],"transistors":[12,32],"that":[13],"can":[14],"be":[15],"integrated":[16],"onto":[17],"a":[18,108,117],"single":[19],"die.":[20],"Computer":[21],"architects":[22],"continue":[23],"find":[25],"ways":[26],"use":[28],"all":[29],"these":[31],"design":[34,48,56],"ever":[35],"more":[36],"complex":[37],"microprocessors.":[38],"At":[39],"same":[41],"time,":[42],"competitive":[43],"pressures":[44],"are":[45],"dictating":[46],"shorter":[47],"cycles":[49],"and":[50,116],"faster":[51],"time":[52],"market,":[54],"while":[55],"team":[57],"size":[58],"has":[59],"reached":[60],"(and":[61],"perhaps":[62],"exceeded)":[63],"limit":[65],"beyond":[66],"which":[67],"further":[68],"growth":[69],"is":[70],"impracticable.":[71],"This":[72],"paper":[73],"outlines":[74],"some":[75],"approaches":[78],"being":[79],"considered":[80],"address":[82],"challenge":[84],"validating":[86,97],"Intel's":[87],"next-generation":[88],"IA32":[89],"microarchitecture.":[90],"Building":[91],"on":[92],"lessons":[94],"learned":[95],"from":[96],"Pentium/spl":[99],"reg/":[100],"4":[101],"processor,":[102],"it":[103],"addresses":[104],"role":[106],"higher-level":[109],"abstraction":[110],"(above":[111],"current":[113],"RTL":[114],"model)":[115],"broader":[118],"application":[119],"formal":[121],"verification":[122],"techniques":[123],"validation":[126],"problem.":[127]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}