{"id":"https://openalex.org/W1520189063","doi":"https://doi.org/10.1109/hipc.2014.7116889","title":"Optimizing shared data accesses in distributed-memory X10 systems","display_name":"Optimizing shared data accesses in distributed-memory X10 systems","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1520189063","doi":"https://doi.org/10.1109/hipc.2014.7116889","mag":"1520189063"},"language":"en","primary_location":{"id":"doi:10.1109/hipc.2014.7116889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hipc.2014.7116889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 21st International Conference on High Performance Computing (HiPC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062393117","display_name":"Jeeva Paudel","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jeeva Paudel","raw_affiliation_strings":["Computing Sc., University of Alberta"],"affiliations":[{"raw_affiliation_string":"Computing Sc., University of Alberta","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086114919","display_name":"Olivier Tardieu","orcid":"https://orcid.org/0000-0002-8377-6757"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Olivier Tardieu","raw_affiliation_strings":["IBM T. J. Watson Research Center","IBM T.J. Watson research Center"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center","institution_ids":[]},{"raw_affiliation_string":"IBM T.J. Watson research Center","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034358828","display_name":"Jose Nelson Amarai","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jose Nelson Amarai","raw_affiliation_strings":["University of Alberta, Edmonton, AB, CA","Computing Sc., University of Alberta"],"affiliations":[{"raw_affiliation_string":"University of Alberta, Edmonton, AB, CA","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Computing Sc., University of Alberta","institution_ids":["https://openalex.org/I154425047"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062393117"],"corresponding_institution_ids":["https://openalex.org/I154425047"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.03077878,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8962558507919312},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6850721836090088},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.6637572646141052},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.638881266117096},{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.5007805824279785},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4959627091884613},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.4626719653606415},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4543546438217163},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.44960880279541016},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43253734707832336},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3955007791519165},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3172471523284912},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.2588825821876526},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.24296137690544128},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.19240817427635193},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.18107870221138}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8962558507919312},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6850721836090088},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.6637572646141052},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.638881266117096},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.5007805824279785},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4959627091884613},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.4626719653606415},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4543546438217163},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.44960880279541016},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43253734707832336},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3955007791519165},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3172471523284912},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.2588825821876526},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.24296137690544128},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.19240817427635193},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.18107870221138},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hipc.2014.7116889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hipc.2014.7116889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 21st International Conference on High Performance Computing (HiPC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W51427095","https://openalex.org/W1489864444","https://openalex.org/W1512849962","https://openalex.org/W1709490997","https://openalex.org/W1769402780","https://openalex.org/W1807294333","https://openalex.org/W1987588924","https://openalex.org/W1997324620","https://openalex.org/W2008258200","https://openalex.org/W2046736907","https://openalex.org/W2059736952","https://openalex.org/W2074495414","https://openalex.org/W2079577430","https://openalex.org/W2095760405","https://openalex.org/W2097113145","https://openalex.org/W2106626405","https://openalex.org/W2113401164","https://openalex.org/W2114489740","https://openalex.org/W2126415451","https://openalex.org/W2126990153","https://openalex.org/W2131346374","https://openalex.org/W2138180780","https://openalex.org/W2138466513","https://openalex.org/W2140886952","https://openalex.org/W2150192991","https://openalex.org/W2151032144","https://openalex.org/W2153904572","https://openalex.org/W2156742168","https://openalex.org/W2163552442","https://openalex.org/W2164552982","https://openalex.org/W2171483064","https://openalex.org/W2546045991","https://openalex.org/W4239638619","https://openalex.org/W4243032521","https://openalex.org/W4244916588","https://openalex.org/W4253810917","https://openalex.org/W4254511854","https://openalex.org/W4254516222","https://openalex.org/W4254609167","https://openalex.org/W6602072312","https://openalex.org/W6637648067","https://openalex.org/W6652135855","https://openalex.org/W6675061698","https://openalex.org/W6677044249","https://openalex.org/W6682655245","https://openalex.org/W7047870908"],"related_works":["https://openalex.org/W3216777841","https://openalex.org/W1797968800","https://openalex.org/W4250205214","https://openalex.org/W2135766592","https://openalex.org/W2109703550","https://openalex.org/W4291186713","https://openalex.org/W1965261831","https://openalex.org/W2953079396","https://openalex.org/W4253381029","https://openalex.org/W2114827297"],"abstract_inverted_index":{"Prior":[0],"studies":[1],"have":[2],"established":[3],"the":[4,29,52,143,150,168],"performance":[5,139,159],"impact":[6],"of":[7,14,32,60,142,152,167],"coherence":[8],"protocols":[9,135],"optimized":[10],"for":[11,69,108],"specific":[12],"patterns":[13],"shared-data":[15],"accesses":[16],"in":[17,117,149],"Non-Uniform-Memory-Architecture":[18],"(NUMA)":[19],"systems.":[20],"First,":[21],"this":[22],"work":[23],"incorporates":[24],"a":[25,35,57,61,88,97,126],"directory-based":[26],"protocol":[27,50,104],"into":[28],"runtime":[30],"system":[31],"X10":[33],"\u2014":[34,40],"Partitioned-Global-Address-Space":[36],"(PGAS)":[37],"programming":[38],"language":[39],"to":[41,77,101,154,163],"manage":[42,78],"read-mostly,":[43],"producer-consumer,":[44],"stencil,":[45],"and":[46,64,81,120,146],"migratory":[47],"variables.":[48,84],"This":[49],"complements":[51],"existing":[53],"X10Protocol,":[54],"which":[55,103],"keeps":[56],"unique":[58],"copy":[59],"shared":[62,110],"variable":[63],"relies":[65],"on":[66,125,140],"message":[67],"transfers":[68],"all":[70],"remote":[71],"accesses.":[72],"The":[73,112,158],"X10Protocol":[74],"is":[75,94,160],"effective":[76],"accumulator,":[79],"write-mostly":[80],"general":[82],"read-write":[83],"Then,":[85],"it":[86],"introduces":[87],"new":[89,98],"shared-variable":[90],"access-pattern":[91],"profiler":[92,113],"that":[93,131],"used":[95,107],"by":[96],"coherence-policy":[99],"manager":[100],"decide":[102],"should":[105],"be":[106,115],"each":[109],"variable.":[111],"can":[114],"run":[116],"both":[118],"offline":[119],"online":[121],"modes.":[122],"An":[123],"evaluation":[124],"128-core":[127],"distributed-memory":[128],"machine":[129],"reveals":[130],"coordination":[132],"between":[133],"these":[134],"does":[136],"not":[137],"degrade":[138],"any":[141],"applications":[144],"studied,":[145],"achieves":[147],"speedup":[148],"range":[151],"15%":[153],"40%":[155],"over":[156],"X10Protocol.":[157],"also":[161],"comparable":[162],"carefully":[164],"hand-written":[165],"versions":[166],"applications.":[169]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}