{"id":"https://openalex.org/W2171012522","doi":"https://doi.org/10.1109/hipc.2009.5433215","title":"Terascale chip multiprocessor memory hierarchy and programming model","display_name":"Terascale chip multiprocessor memory hierarchy and programming model","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2171012522","doi":"https://doi.org/10.1109/hipc.2009.5433215","mag":"2171012522"},"language":"en","primary_location":{"id":"doi:10.1109/hipc.2009.5433215","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hipc.2009.5433215","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on High Performance Computing (HiPC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049135681","display_name":"Shoumeng Yan","orcid":"https://orcid.org/0009-0007-9580-5395"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shoumeng Yan","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049281967","display_name":"Xiaocheng Zhou","orcid":"https://orcid.org/0000-0002-3130-319X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xiaocheng Zhou","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002752918","display_name":"Ying Gao","orcid":"https://orcid.org/0000-0001-8864-3569"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ying Gao","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100357669","display_name":"Hu Chen","orcid":"https://orcid.org/0000-0001-5472-7158"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hu Chen","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053465554","display_name":"Sai Luo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sai Luo","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036342660","display_name":"Peinan Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peinan Zhang","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109209174","display_name":"Naveen Cherukuri","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Naveen Cherukuri","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043586560","display_name":"Ronny Ronen","orcid":"https://orcid.org/0000-0002-0341-284X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ronny Ronen","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111871445","display_name":"Bratin Saha","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bratin Saha","raw_affiliation_strings":["Intel Corporation, Mexico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Mexico","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8109,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72038978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"150","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9024268984794617},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.726283073425293},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5745248794555664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.530489444732666},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5224653482437134},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.46733105182647705},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.46329745650291443},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.46200060844421387},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.45996788144111633},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.39367976784706116},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3535899221897125},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.25972095131874084},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24798905849456787},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16326478123664856}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9024268984794617},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.726283073425293},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5745248794555664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.530489444732666},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5224653482437134},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.46733105182647705},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.46329745650291443},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.46200060844421387},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.45996788144111633},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.39367976784706116},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3535899221897125},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.25972095131874084},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24798905849456787},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16326478123664856},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hipc.2009.5433215","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hipc.2009.5433215","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on High Performance Computing (HiPC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1554250422","https://openalex.org/W1769402780","https://openalex.org/W1972461140","https://openalex.org/W2001505646","https://openalex.org/W2006797549","https://openalex.org/W2022740893","https://openalex.org/W2038229768","https://openalex.org/W2081644593","https://openalex.org/W2101431901","https://openalex.org/W2105037993","https://openalex.org/W2108101868","https://openalex.org/W2114522727","https://openalex.org/W2117154099","https://openalex.org/W2131560273","https://openalex.org/W2140300123","https://openalex.org/W2143515003","https://openalex.org/W2144673853","https://openalex.org/W2152056423","https://openalex.org/W2152885346","https://openalex.org/W2167680146","https://openalex.org/W2169150396","https://openalex.org/W2171164959","https://openalex.org/W2243416539","https://openalex.org/W2911669905","https://openalex.org/W3140261852","https://openalex.org/W4230704369","https://openalex.org/W4234177455","https://openalex.org/W4255387252","https://openalex.org/W6676155671"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2353146130","https://openalex.org/W2339366892","https://openalex.org/W2150064838","https://openalex.org/W2353073543","https://openalex.org/W2604972926","https://openalex.org/W1507921119","https://openalex.org/W233533876"],"abstract_inverted_index":{"Small":[0],"scale":[1,21],"chip":[2,22],"multiprocessors":[3,23],"are":[4,17],"being":[5],"shipped":[6],"in":[7,29,59],"volume":[8],"by":[9],"all":[10],"microprocessor":[11],"vendors.":[12],"Many":[13],"of":[14,35,40,47,117],"these":[15],"vendors":[16],"also":[18],"investigating":[19],"large":[20],"targeted":[24],"towards":[25],"highly":[26],"parallel":[27],"workloads":[28],"media,":[30],"graphics,":[31],"and":[32,67,127],"others.":[33],"One":[34],"the":[36,45,87,101,109,114],"most":[37],"challenging":[38],"aspects":[39],"architecting":[41],"terascale":[42,60,88,118],"processors":[43],"is":[44,128],"design":[46],"a":[48,63,81],"scalable":[49,130],"memory":[50,58,68,77,89,98,115,123],"hierarchy.":[51,69,90],"Current":[52],"proposals":[53],"for":[54],"providing":[55],"coherent":[56,96],"shared":[57,97],"systems":[61],"require":[62],"sophisticated":[64],"coherence":[65,103],"protocol":[66],"In":[70],"this":[71],"paper":[72],"we":[73],"propose":[74],"an":[75],"alternate":[76],"configuration":[78],"along":[79],"with":[80],"programming":[82,106],"model":[83,107],"that":[84],"significantly":[85],"simplifies":[86],"Our":[91,105],"proposal":[92],"still":[93],"provides":[94],"fully":[95],"but":[99],"eliminates":[100],"hardware":[102],"protocol.":[104],"enables":[108],"programmer":[110],"to":[111],"better":[112,126],"express":[113],"characteristic":[116],"workloads.":[119],"Finally,":[120],"our":[121],"proposed":[122],"hierarchy":[124],"performs":[125],"more":[129],"than":[131],"conventional":[132],"designs.":[133]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}