{"id":"https://openalex.org/W4414310971","doi":"https://doi.org/10.1109/hcs66204.2025.11154384","title":"Basilisk: A 34mm\u00b2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS : Integrated Systems Laboratory (ETH Z\u00fcrich)","display_name":"Basilisk: A 34mm\u00b2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS : Integrated Systems Laboratory (ETH Z\u00fcrich)","publication_year":2025,"publication_date":"2025-08-24","ids":{"openalex":"https://openalex.org/W4414310971","doi":"https://doi.org/10.1109/hcs66204.2025.11154384"},"language":"en","primary_location":{"id":"doi:10.1109/hcs66204.2025.11154384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hcs66204.2025.11154384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Hot Chips 37 Symposium (HCS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093285962","display_name":"Philippe Sauter","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Philippe Sauter","raw_affiliation_strings":["ETH Zurich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085591358","display_name":"Thomas Benz","orcid":"https://orcid.org/0000-0002-0326-9676"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Benz","raw_affiliation_strings":["ETH Zurich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052998498","display_name":"Paul Scheffler","orcid":"https://orcid.org/0000-0003-4230-1381"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paul Scheffler","raw_affiliation_strings":["ETH Zurich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116211340","display_name":"Martin Povi\u0161er","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Martin Poviser","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055101588","display_name":"Frank K. G\u00fcrkaynak","orcid":"https://orcid.org/0000-0002-8476-554X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Frank K. G\u00fcrkaynak","raw_affiliation_strings":["ETH Zurich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH Zurich"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Zurich","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5172,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.81521955,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9735999703407288,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9735999703407288,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9556999802589417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9498999714851379,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5296000242233276},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.522599995136261},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4724999964237213},{"id":"https://openalex.org/keywords/usb","display_name":"USB","score":0.4553000032901764},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4514000117778778},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.42640000581741333},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4090999960899353},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.36399999260902405}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5296000242233276},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.522599995136261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4903999865055084},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4724999964237213},{"id":"https://openalex.org/C507366226","wikidata":"https://www.wikidata.org/wiki/Q42378","display_name":"USB","level":3,"score":0.4553000032901764},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4514000117778778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44769999384880066},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.42640000581741333},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4090999960899353},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3928999900817871},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3849000036716461},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36399999260902405},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.34279999136924744},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.3328000009059906},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.328900009393692},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3239000141620636},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.31790000200271606},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.31150001287460327},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.3075999915599823},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2921999990940094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28110000491142273},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.26750001311302185},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.26570001244544983},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2639000117778778},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.2581999897956848}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hcs66204.2025.11154384","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hcs66204.2025.11154384","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Hot Chips 37 Symposium (HCS)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/1040810","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/1040810","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"End-to-end":[0],"open-source":[1,54],"electronic":[2],"design":[3,11,20,61,117,140],"automation":[4],"enables":[5],"a":[6,63,68,77,81,85,170],"collaborative":[7],"approach":[8],"to":[9,13,56,138,164],"chip":[10,153],"conducive":[12],"supply":[14],"chain":[15],"diversification":[16],"and":[17,34,73,84,119,135,141,162],"zero-trust":[18],"step-by-step":[19],"verification.":[21],"However,":[22],"existing":[23],"end-to-end":[24,53],"OSEDA":[25,107],"flows":[26],"have":[27,35],"mostly":[28],"been":[29],"demonstrated":[30],"on":[31,103],"small":[32],"designs":[33],"not":[36],"yet":[37],"enabled":[38],"large,":[39],"industry-grade":[40],"chips":[41],"such":[42],"as":[43],"Linux-capable":[44],"systems-on-chip":[45],"(SoCs).":[46],"This":[47],"work":[48],"presents":[49],"Basilisk,":[50],"the":[51,104,112,145],"largest":[52],"SoC":[55],"date.":[57],"Basilisk\u2019s":[58],"34mm2,":[59],"2.7MGE":[60],"features":[62],"64-bit":[64],"Linuxcapable":[65],"RISC-V":[66],"core,":[67],"lightweight":[69],"124MB/s":[70],"DRAM":[71],"controller,":[72],"extensive":[74],"IO,":[75],"including":[76],"USB":[78],"1.1":[79],"host,":[80],"video":[82],"output,":[83],"fully":[86],"digital":[87],"62Mb/s":[88],"chip-to-chip":[89],"(C2C)":[90],"link.":[91],"We":[92],"implement":[93],"Basilisk":[94,152],"in":[95],"IHP\u2019s":[96],"open":[97],"130nm":[98],"BiCMOS":[99],"technology,":[100,142],"significantly":[101,127],"improving":[102],"state-of-the-art":[105],"(SoA)":[106],"flow.":[108],"Our":[109],"enhancements":[110],"of":[111,174],"Yosys-based":[113],"synthesis":[114],"flow":[115],"improve":[116],"timing":[118],"area":[120],"by":[121,148],"2.3\u00d7and":[122],"1.6\u00d7,":[123],"respectively,":[124],"while":[125],"consuming":[126],"less":[128],"system":[129],"resources.":[130],"By":[131],"tuning":[132],"OpenROAD":[133],"place":[134],"route":[136],"(P&R)":[137],"our":[139],"we":[143],"decrease":[144],"die":[146],"size":[147],"12%.":[149],"The":[150],"fabricated":[151],"reaches":[154],"62MHz":[155],"at":[156,166,176],"its":[157],"nominal":[158],"1.2V":[159],"core":[160],"voltage":[161],"up":[163],"102MHz":[165],"1.64V.":[167],"It":[168],"achieves":[169],"peak":[171],"energy":[172],"efficiency":[173],"18.9DPMFLOP/s/W":[175],"0.88V.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}