{"id":"https://openalex.org/W4297097387","doi":"https://doi.org/10.1109/hcs55958.2022.9895600","title":"A 13.7\u03bcJ/prediction 88% Accuracy CIFAR-10 Single-Chip Wired-logic Processor in 16-nm FPGA using Non-Linear Neural Network","display_name":"A 13.7\u03bcJ/prediction 88% Accuracy CIFAR-10 Single-Chip Wired-logic Processor in 16-nm FPGA using Non-Linear Neural Network","publication_year":2022,"publication_date":"2022-08-21","ids":{"openalex":"https://openalex.org/W4297097387","doi":"https://doi.org/10.1109/hcs55958.2022.9895600"},"language":"en","primary_location":{"id":"doi:10.1109/hcs55958.2022.9895600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hcs55958.2022.9895600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Hot Chips 34 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086683920","display_name":"Yao-Chung Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yao-Chung Hsu","raw_affiliation_strings":["The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054228824","display_name":"Atsutake Kosuge","orcid":"https://orcid.org/0000-0002-3394-2227"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsutake Kosuge","raw_affiliation_strings":["The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031310019","display_name":"Rei Sumikawa","orcid":"https://orcid.org/0000-0001-8589-5410"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Rei Sumikawa","raw_affiliation_strings":["The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055668432","display_name":"K. Shiba","orcid":"https://orcid.org/0000-0001-8804-7687"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kota Shiba","raw_affiliation_strings":["The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068257959","display_name":"Mototsugu Hamada","orcid":"https://orcid.org/0000-0002-0461-4208"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Mototsugu Hamada","raw_affiliation_strings":["The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073154009","display_name":"Tadahiro Kuroda","orcid":"https://orcid.org/0000-0003-0617-1057"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadahiro Kuroda","raw_affiliation_strings":["The University of Tokyo"],"affiliations":[{"raw_affiliation_string":"The University of Tokyo","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5086683920"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.4573,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60765493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7977107167243958},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7524048686027527},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6543542146682739},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5261760950088501},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4971959888935089},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48911505937576294},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4326740503311157},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4225751459598541},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36744141578674316},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3317374587059021},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23290187120437622},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2001621127128601},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.16746291518211365},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10374525189399719},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07582539319992065}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7977107167243958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7524048686027527},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6543542146682739},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5261760950088501},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4971959888935089},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48911505937576294},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4326740503311157},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4225751459598541},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36744141578674316},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3317374587059021},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23290187120437622},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2001621127128601},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.16746291518211365},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10374525189399719},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07582539319992065}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hcs55958.2022.9895600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hcs55958.2022.9895600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE Hot Chips 34 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2314470091"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2019936863","https://openalex.org/W1996820488","https://openalex.org/W2098419840","https://openalex.org/W1748531671","https://openalex.org/W1966764473","https://openalex.org/W2130565894","https://openalex.org/W1944377106"],"abstract_inverted_index":{"\u2022":[0],"In":[1],"this":[2],"study,":[3],"we":[4],"propose":[5],"a":[6,19,30],"13.7mJ/prediction":[7],"88%":[8],"accuracy":[9],"CIFAR-10":[10],"single-chip":[11],"wired-logic":[12,34],"processor":[13],"in":[14],"16-nm":[15],"FPGA":[16],"by":[17],"utilizing":[18],"newly":[20],"developed":[21],"98%-pruned":[22],"ultra-sparse,":[23],"binary-weight":[24],"nonlinear":[25],"neural":[26],"network":[27],"(NNN)":[28],"and":[29],"shift-register":[31],"based":[32],"pipelined":[33],"architecture.":[35],"Compared":[36],"with":[37],"the":[38],"state-of-the-art":[39],"FPGA-based":[40],"processor,":[41],"2,036":[42],"times":[43],"better":[44],"energy":[45],"efficiency":[46],"is":[47],"achieved.":[48]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}