{"id":"https://openalex.org/W2138540539","doi":"https://doi.org/10.1109/glocom.2005.1578048","title":"Peak to average power ratio reduction in multi-band transmitters; analysis, design and FPGA implementation","display_name":"Peak to average power ratio reduction in multi-band transmitters; analysis, design and FPGA implementation","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2138540539","doi":"https://doi.org/10.1109/glocom.2005.1578048","mag":"2138540539"},"language":"en","primary_location":{"id":"doi:10.1109/glocom.2005.1578048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/glocom.2005.1578048","pdf_url":null,"source":{"id":"https://openalex.org/S4363608563","display_name":"GLOBECOM '05. IEEE Global Telecommunications Conference, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"GLOBECOM '05. IEEE Global Telecommunications Conference, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001534705","display_name":"N. Lashkarian","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]},{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Lashkarian","raw_affiliation_strings":["Signal Processing Systems Engineering, Xilinx, Inc., USA","Signal Process. Syst. Eng., Xilinx Inc., San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal Processing Systems Engineering, Xilinx, Inc., USA","institution_ids":["https://openalex.org/I32923980","https://openalex.org/I4210121626"]},{"raw_affiliation_string":"Signal Process. Syst. Eng., Xilinx Inc., San Jose, CA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000459370","display_name":"Helen Tarn","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]},{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Tarn","raw_affiliation_strings":["Signal Processing Systems Engineering, Xilinx, Inc., USA","Signal Process. Syst. Eng., Xilinx Inc., San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal Processing Systems Engineering, Xilinx, Inc., USA","institution_ids":["https://openalex.org/I32923980","https://openalex.org/I4210121626"]},{"raw_affiliation_string":"Signal Process. Syst. Eng., Xilinx Inc., San Jose, CA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112092067","display_name":"C. Dick","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]},{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Dick","raw_affiliation_strings":["Signal Processing Systems Engineering, Xilinx, Inc., USA","Signal Process. Syst. Eng., Xilinx Inc., San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal Processing Systems Engineering, Xilinx, Inc., USA","institution_ids":["https://openalex.org/I32923980","https://openalex.org/I4210121626"]},{"raw_affiliation_string":"Signal Process. Syst. Eng., Xilinx Inc., San Jose, CA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"2169","last_page":"2173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8400474190711975},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7550585269927979},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.732183575630188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6930645108222961},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5123153924942017},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4468223452568054},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4291788935661316},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.41780030727386475},{"id":"https://openalex.org/keywords/adjacent-channel","display_name":"Adjacent channel","score":0.4119674861431122},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.3413984775543213},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33945247530937195},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29755067825317383},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2971937656402588},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17132967710494995},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16783925890922546},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.12374204397201538},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12019148468971252}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8400474190711975},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7550585269927979},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.732183575630188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6930645108222961},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5123153924942017},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4468223452568054},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4291788935661316},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.41780030727386475},{"id":"https://openalex.org/C2776908912","wikidata":"https://www.wikidata.org/wiki/Q16001834","display_name":"Adjacent channel","level":4,"score":0.4119674861431122},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.3413984775543213},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33945247530937195},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29755067825317383},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2971937656402588},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17132967710494995},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16783925890922546},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.12374204397201538},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12019148468971252},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/glocom.2005.1578048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/glocom.2005.1578048","pdf_url":null,"source":{"id":"https://openalex.org/S4363608563","display_name":"GLOBECOM '05. IEEE Global Telecommunications Conference, 2005.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"GLOBECOM '05. IEEE Global Telecommunications Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1525535255","https://openalex.org/W1965392255","https://openalex.org/W2023211751","https://openalex.org/W2099486881","https://openalex.org/W2109142910","https://openalex.org/W2149187548","https://openalex.org/W2159190426","https://openalex.org/W2606983464","https://openalex.org/W6682218937"],"related_works":["https://openalex.org/W2355663289","https://openalex.org/W2982399888","https://openalex.org/W2106913410","https://openalex.org/W4380372336","https://openalex.org/W2387385112","https://openalex.org/W2981305911","https://openalex.org/W1768712967","https://openalex.org/W2042416520","https://openalex.org/W3165532394","https://openalex.org/W1976317678"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2,72],"the":[3,29,34,37,58,73,82,88,98],"problem":[4],"of":[5,28,36,57,81,97],"peak":[6],"to":[7],"average":[8],"power":[9],"ratio":[10,46],"(PAPR)":[11],"reduction":[12,31,85],"in":[13],"multi-band":[14],"transmitters.":[15],"Transmitter":[16],"linearity":[17],"requirements":[18],"are":[19,50,101],"addressed":[20],"and":[21,26,42,71,77,94],"trade-off":[22],"analysis":[23],"for":[24],"design":[25],"optimization":[27],"PAPR":[30,84],"algorithm":[32],"within":[33],"context":[35],"error":[38],"vector":[39],"magnitude":[40],"(EVM)":[41],"adjacent":[43],"channel":[44],"leakage":[45],"(ACLR)":[47],"quality":[48],"metrics":[49],"studied.":[51],"Our":[52],"study":[53],"also":[54],"includes":[55],"mapping":[56],"signal":[59],"processing":[60],"algorithms":[61,86,100],"onto":[62,87],"Xilinx":[63],"Virtex-4trade":[64],"field":[65],"programmable":[66],"gate":[67],"array":[68],"(FPGA)":[69],"technology":[70],"device":[74],"resource":[75],"utilization":[76],"efficient":[78],"hardware":[79],"implementation":[80],"above":[83,89],"mentioned":[90],"device.":[91],"Statistical":[92],"simulations":[93],"performance":[95],"assessments":[96],"proposed":[99],"presented":[102]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}