{"id":"https://openalex.org/W1558982511","doi":"https://doi.org/10.1109/glocom.2003.1259010","title":"A conflict-free memory banking architecture for fast VOQ packet buffers","display_name":"A conflict-free memory banking architecture for fast VOQ packet buffers","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1558982511","doi":"https://doi.org/10.1109/glocom.2003.1259010","mag":"1558982511"},"language":"en","primary_location":{"id":"doi:10.1109/glocom.2003.1259010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/glocom.2003.1259010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/111539","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108193173","display_name":"J. Garc\u00eda","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Garcia","raw_affiliation_strings":["Computer Architecture Department, Technical University of Catalonia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Department, Technical University of Catalonia, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109150289","display_name":"Lloren\u00e7 Cerd\u00e0","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"L. Cerda","raw_affiliation_strings":["Computer Architecture Department, Technical University of Catalonia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Department, Technical University of Catalonia, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009364875","display_name":"Jes\u00fas Corbal","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Corbal","raw_affiliation_strings":["Computer Architecture Department, Technical University of Catalonia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Department, Technical University of Catalonia, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020844763","display_name":"Mateo Valero","orcid":"https://orcid.org/0000-0003-2917-2482"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Valero","raw_affiliation_strings":["Computer Architecture Department, Technical University of Catalonia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Architecture Department, Technical University of Catalonia, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.499,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71683592,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4158","last_page":"4162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10138","display_name":"Network Traffic and Congestion Control","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7489373087882996},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7311442494392395},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6816394329071045},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.658742368221283},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6270907521247864},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5894108414649963},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.5234308242797852},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.494340181350708},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.44849419593811035},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4288163483142853},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4226223826408386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39641129970550537},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3821108341217041},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3707262873649597},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3498719334602356},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26824021339416504}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7489373087882996},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7311442494392395},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6816394329071045},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.658742368221283},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6270907521247864},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5894108414649963},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.5234308242797852},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.494340181350708},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.44849419593811035},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4288163483142853},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4226223826408386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39641129970550537},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3821108341217041},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3707262873649597},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3498719334602356},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26824021339416504}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/glocom.2003.1259010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/glocom.2003.1259010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489)","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/111539","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/111539","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/111539","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/111539","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W51405767","https://openalex.org/W1513716704","https://openalex.org/W1601126196","https://openalex.org/W1975223858","https://openalex.org/W2041567243","https://openalex.org/W2120655454","https://openalex.org/W2122805423","https://openalex.org/W2138351227","https://openalex.org/W2146634722","https://openalex.org/W2150394261","https://openalex.org/W2151975421","https://openalex.org/W2155470191","https://openalex.org/W2161097653","https://openalex.org/W2166630981","https://openalex.org/W2176566884","https://openalex.org/W6602090452"],"related_works":["https://openalex.org/W4238754064","https://openalex.org/W3093911585","https://openalex.org/W2044064773","https://openalex.org/W1575240748","https://openalex.org/W3215043440","https://openalex.org/W4211016066","https://openalex.org/W4293159259","https://openalex.org/W176832019","https://openalex.org/W2188534734","https://openalex.org/W2546565930"],"abstract_inverted_index":{"In":[0,106],"order":[1],"to":[2,86,114],"support":[3],"the":[4,8,36,90,104,107,116],"enormous":[5],"growth":[6],"of":[7,38,67,89,92,99],"Internet,":[9],"innovative":[10],"research":[11],"in":[12,49,96],"every":[13],"router":[14,52],"subsystem":[15],"is":[16,56,122],"needed.":[17],"We":[18,72],"focus":[19],"our":[20],"attention":[21],"on":[22,58],"packet":[23,39],"buffer":[24],"design":[25,37,55],"for":[26,128,141],"routers":[27],"supporting":[28],"high-speed":[29],"line":[30,117,144],"rates.":[31],"More":[32],"specifically,":[33],"we":[34],"address":[35],"buffers":[40],"using":[41],"virtual":[42],"output":[43],"queuing":[44],"(VOQ),":[45],"which":[46],"are":[47],"used":[48],"most":[50],"modern":[51],"architectures.":[53],"The":[54],"based":[57],"a":[59,65,74,79,87,97,132],"previously":[60],"proposed":[61],"scheme":[62,76],"that":[63,77],"uses":[64],"combination":[66],"SRAM":[68,110,134],"and":[69,150],"DRAM":[70,93],"modules.":[71],"propose":[73],"storage":[75,100],"achieves":[78],"conflict-free":[80],"memory":[81,111,120,129],"bank":[82],"organization.":[83],"This":[84],"leads":[85],"reduction":[88],"granularity":[91],"accesses,":[94],"resulting":[95],"decrease":[98],"capacity":[101],"needed":[102],"by":[103,124],"SRAM.":[105],"DRAM/SRAM":[108],"scheme,":[109],"bandwidth":[112,121],"needs":[113],"fit":[115],"rate.":[118],"Since":[119],"limited":[123],"its":[125],"size,":[126],"searching":[127],"schemes":[130],"having":[131],"small":[133],"size":[135],"arises":[136],"as":[137],"an":[138],"essential":[139],"issue":[140],"high":[142],"speed":[143],"rates":[145],"(e.g.":[146],"OC768,":[147],"40":[148],"Gbps":[149],"OC3072,":[151],"160":[152],"Gbps).":[153]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}