{"id":"https://openalex.org/W2792835605","doi":"https://doi.org/10.1109/globalsip.2017.8309177","title":"Hardware implementation of adder for pulse signal processing","display_name":"Hardware implementation of adder for pulse signal processing","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2792835605","doi":"https://doi.org/10.1109/globalsip.2017.8309177","mag":"2792835605"},"language":"en","primary_location":{"id":"doi:10.1109/globalsip.2017.8309177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/globalsip.2017.8309177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Global Conference on Signal and Information Processing (GlobalSIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062755209","display_name":"Gabriel Nallathambi","orcid":"https://orcid.org/0000-0001-5992-7212"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Gabriel Nallathambi","raw_affiliation_strings":["Pulsics LLC, Newberry, FL, USA"],"affiliations":[{"raw_affiliation_string":"Pulsics LLC, Newberry, FL, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045531644","display_name":"Lei Rao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lei Rao","raw_affiliation_strings":["Department of Computer"],"affiliations":[{"raw_affiliation_string":"Department of Computer","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019504861","display_name":"Jos\u00e9 C. Pr\u0131\u0301ncipe","orcid":"https://orcid.org/0000-0002-3449-3531"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jose Principe","raw_affiliation_strings":["Science and Technology Xi'an Jiaotong University, Xi'an, Shaanxi, China"],"affiliations":[{"raw_affiliation_string":"Science and Technology Xi'an Jiaotong University, Xi'an, Shaanxi, China","institution_ids":["https://openalex.org/I87445476"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062755209"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1275,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.50574019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9111473560333252},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6961303949356079},{"id":"https://openalex.org/keywords/pulse","display_name":"Pulse (music)","score":0.6578267812728882},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6180051565170288},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5805248618125916},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5220556259155273},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48463162779808044},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4838787317276001},{"id":"https://openalex.org/keywords/train","display_name":"Train","score":0.4339885115623474},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.42757201194763184},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21324434876441956},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15087062120437622}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9111473560333252},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6961303949356079},{"id":"https://openalex.org/C2780167933","wikidata":"https://www.wikidata.org/wiki/Q1550652","display_name":"Pulse (music)","level":3,"score":0.6578267812728882},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6180051565170288},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5805248618125916},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5220556259155273},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48463162779808044},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4838787317276001},{"id":"https://openalex.org/C190839683","wikidata":"https://www.wikidata.org/wiki/Q2448197","display_name":"Train","level":2,"score":0.4339885115623474},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42757201194763184},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21324434876441956},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15087062120437622},{"id":"https://openalex.org/C58640448","wikidata":"https://www.wikidata.org/wiki/Q42515","display_name":"Cartography","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/globalsip.2017.8309177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/globalsip.2017.8309177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE Global Conference on Signal and Information Processing (GlobalSIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1971467632","https://openalex.org/W1991582139","https://openalex.org/W2009278579","https://openalex.org/W2041306743","https://openalex.org/W2139821650","https://openalex.org/W2145096794","https://openalex.org/W2158537680","https://openalex.org/W2159035702","https://openalex.org/W2501253508","https://openalex.org/W2563512960","https://openalex.org/W4297751438","https://openalex.org/W6730936219","https://openalex.org/W6843201474"],"related_works":["https://openalex.org/W2183015194","https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W197862639","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2109284253"],"abstract_inverted_index":{"Analog":[0],"to":[1],"pulse":[2,16,33,45,62,87],"converter":[3],"(APC)":[4],"converts":[5],"continuous":[6],"time":[7],"signals":[8],"into":[9],"train":[10],"of":[11,61,92,100],"pulses":[12],"such":[13],"that":[14,27,84],"each":[15],"interval":[17],"represents":[18],"a":[19,85],"constant":[20],"area.":[21],"Recently,":[22],"it":[23],"was":[24],"theoretically":[25],"shown":[26],"arithmetic":[28],"can":[29],"be":[30],"performed":[31],"with":[32,50,77],"trains.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38,72],"examine":[39],"the":[40,74,78],"hardware":[41],"design":[42,79],"challenges":[43],"in":[44,104],"signal":[46],"processing":[47,53],"when":[48],"compared":[49],"conventional":[51],"digital":[52],"techniques":[54],"and":[55,71,97],"propose":[56],"an":[57,90],"architecture":[58,66],"for":[59,69],"implementation":[60],"adders.":[63],"The":[64],"proposed":[65],"is":[67],"validated":[68],"accuracy":[70],"study":[73],"tradeoffs":[75],"associated":[76],"parameters.":[80],"Synthesis":[81],"results":[82],"show":[83],"16bit":[86],"adder":[88],"occupies":[89],"area":[91],"0374mm":[93],"<sup":[94],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[95],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[96],"consumes":[98],"power":[99],"3.06mW":[101],"at":[102],"100MHz":[103],"SMIC":[105],"0.18\u03bcm":[106],"CMOS":[107],"technology.":[108]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}