{"id":"https://openalex.org/W2283605469","doi":"https://doi.org/10.1109/globalsip.2015.7418430","title":"HSA-enabled DSPs and accelerators","display_name":"HSA-enabled DSPs and accelerators","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2283605469","doi":"https://doi.org/10.1109/globalsip.2015.7418430","mag":"2283605469"},"language":"en","primary_location":{"id":"doi:10.1109/globalsip.2015.7418430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/globalsip.2015.7418430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086798411","display_name":"John Glossner","orcid":"https://orcid.org/0000-0003-0713-2105"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"John Glossner","raw_affiliation_strings":["General Processor Technologies Inc., Tarrytown, NY, USA"],"affiliations":[{"raw_affiliation_string":"General Processor Technologies Inc., Tarrytown, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061368393","display_name":"Paul Blinzer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Blinzer","raw_affiliation_strings":["Applied Micro Devices (AMD), Bellevue, WA, USA"],"affiliations":[{"raw_affiliation_string":"Applied Micro Devices (AMD), Bellevue, WA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070892606","display_name":"Jarmo Takala","orcid":"https://orcid.org/0000-0003-0097-1010"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]},{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarmo Takala","raw_affiliation_strings":["Tampere University of Technology, Finland"],"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086798411"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77282148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1 0","issue":null,"first_page":"1407","last_page":"1411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8263643980026245},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7445811033248901},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.6054282188415527},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5878058671951294},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5586921572685242},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5359348654747009},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47808098793029785},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3020361363887787}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8263643980026245},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7445811033248901},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.6054282188415527},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5878058671951294},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5586921572685242},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5359348654747009},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47808098793029785},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3020361363887787},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/globalsip.2015.7418430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/globalsip.2015.7418430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Global Conference on Signal and Information Processing (GlobalSIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1984222112","https://openalex.org/W2059807497","https://openalex.org/W2113557282","https://openalex.org/W4247367085"],"related_works":["https://openalex.org/W2572037897","https://openalex.org/W1556297113","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W2379636925","https://openalex.org/W2390600871","https://openalex.org/W2077289773","https://openalex.org/W2331195828","https://openalex.org/W190947609","https://openalex.org/W2387078853"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4],"the":[5,24,56],"Heterogeneous":[6],"System":[7],"Architecture":[8],"Foundation's":[9],"application":[10],"to":[11,41,51],"digital":[12],"signal":[13],"processors":[14],"(DSP)":[15],"and":[16,29,36],"hardware":[17],"accelerators.":[18],"We":[19,43],"provide":[20],"an":[21,45],"overview":[22],"of":[23,34,48],"HSA":[25,49,57],"runtime,":[26],"system":[27],"architecture":[28],"programmer's":[30],"model,":[31],"identify":[32],"characteristics":[33],"DSPs":[35],"compare":[37],"differences":[38],"in":[39],"algorithms":[40],"GPUs.":[42],"show":[44],"example":[46],"mapping":[47],"agents":[50],"a":[52],"modern":[53],"DSP":[54],"using":[55],"intermediate":[58],"language.":[59]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}