{"id":"https://openalex.org/W4388720193","doi":"https://doi.org/10.1109/gcce59613.2023.10315270","title":"Mixed-Level Design Methodology With SystemVerilog Behavior Models for Digitally Controlled Power Converter ICs","display_name":"Mixed-Level Design Methodology With SystemVerilog Behavior Models for Digitally Controlled Power Converter ICs","publication_year":2023,"publication_date":"2023-10-10","ids":{"openalex":"https://openalex.org/W4388720193","doi":"https://doi.org/10.1109/gcce59613.2023.10315270"},"language":"en","primary_location":{"id":"doi:10.1109/gcce59613.2023.10315270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/gcce59613.2023.10315270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 12th Global Conference on Consumer Electronics (GCCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029991890","display_name":"Wei-Ting Yeh","orcid":"https://orcid.org/0000-0001-8241-3287"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Ting Yeh","raw_affiliation_strings":["National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C","Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114100128","display_name":"Chung-Lun Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chung-Lun Chang","raw_affiliation_strings":["National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C","Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111075295","display_name":"Shang-Chih Yin","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shang-Chih Yin","raw_affiliation_strings":["National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C","Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103450027","display_name":"Chien-Hung Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Hung Tsai","raw_affiliation_strings":["National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C","Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan, R.O.C","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.2425,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54300525,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1172","last_page":"1175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7243331670761108},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6686347723007202},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5958492755889893},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.5456876754760742},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.52569580078125},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4875630736351013},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.47740474343299866},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46350473165512085},{"id":"https://openalex.org/keywords/buck-converter","display_name":"Buck converter","score":0.4495653808116913},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4403855800628662},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42656487226486206},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4221181869506836},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3904549777507782},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.38390880823135376},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34759336709976196},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3467977046966553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15804916620254517},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1510326862335205},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14207163453102112}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7243331670761108},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6686347723007202},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5958492755889893},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.5456876754760742},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.52569580078125},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4875630736351013},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.47740474343299866},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46350473165512085},{"id":"https://openalex.org/C150818752","wikidata":"https://www.wikidata.org/wiki/Q83804","display_name":"Buck converter","level":3,"score":0.4495653808116913},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4403855800628662},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42656487226486206},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4221181869506836},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3904549777507782},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.38390880823135376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34759336709976196},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3467977046966553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15804916620254517},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1510326862335205},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14207163453102112},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/gcce59613.2023.10315270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/gcce59613.2023.10315270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 12th Global Conference on Consumer Electronics (GCCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320331164","display_name":"National Science and Technology Council","ror":"https://ror.org/00wnb9798"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1548385336","https://openalex.org/W1561838432","https://openalex.org/W1971966678","https://openalex.org/W2007686974","https://openalex.org/W2171372273","https://openalex.org/W2832524317","https://openalex.org/W4232656078"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2539742022","https://openalex.org/W2063218591","https://openalex.org/W4210326786","https://openalex.org/W2117342402"],"abstract_inverted_index":{"SystemVerilog":[0,15,77],"behavior":[1,20],"models":[2,21,39,57],"of":[3,26,74,85],"power":[4],"converter":[5,90],"integrated":[6,91],"circuits":[7],"for":[8,22],"mixed-level":[9,80],"design":[10,28,81],"methodology":[11],"was":[12,68],"proposed.":[13],"When":[14],"is":[16],"used":[17,69],"to":[18,32,70],"establish":[19],"circuits,":[23],"the":[24,35,50,72,75,83],"process":[25],"transistor-level":[27],"can":[29,44],"be":[30],"omitted":[31],"prevent":[33],"prolonging":[34],"redesign":[36],"time.":[37],"Moreover,":[38],"created":[40,59],"in":[41,82],"this":[42,63],"manner":[43],"sustain":[45],"simulation":[46,51],"accuracy":[47],"while":[48],"reducing":[49],"time":[52],"by":[53],"57%":[54],"compared":[55],"with":[56],"conventionally":[58],"using":[60],"Verilog-AMS.":[61],"In":[62],"study,":[64],"0.18-\u03bcm":[65],"CMOS":[66],"fabrication":[67],"verify":[71],"effectiveness":[73],"proposed":[76],"model":[78],"and":[79],"creation":[84],"a":[86],"digitally":[87],"controlled":[88],"buck":[89],"circuit.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}