{"id":"https://openalex.org/W2278436564","doi":"https://doi.org/10.1109/gcce.2015.7398630","title":"An embedded system of TCP/IP communication by using FPGA","display_name":"An embedded system of TCP/IP communication by using FPGA","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W2278436564","doi":"https://doi.org/10.1109/gcce.2015.7398630","mag":"2278436564"},"language":"en","primary_location":{"id":"doi:10.1109/gcce.2015.7398630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/gcce.2015.7398630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 4th Global Conference on Consumer Electronics (GCCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036856096","display_name":"Atsushi Nakanishi","orcid":"https://orcid.org/0000-0002-5939-8530"},"institutions":[{"id":"https://openalex.org/I182069643","display_name":"Kanagawa Institute of Technology","ror":"https://ror.org/007gj5v75","country_code":"JP","type":"education","lineage":["https://openalex.org/I182069643"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Atsushi Nakanishi","raw_affiliation_strings":["Faculty of Information Technology, Kanagawa Institute of Technology, Atsugi, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Kanagawa Institute of Technology, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I182069643"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080250762","display_name":"Kanata Hatayama","orcid":null},"institutions":[{"id":"https://openalex.org/I182069643","display_name":"Kanagawa Institute of Technology","ror":"https://ror.org/007gj5v75","country_code":"JP","type":"education","lineage":["https://openalex.org/I182069643"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kanata Hatayama","raw_affiliation_strings":["Faculty of Information Technology, Kanagawa Institute of Technology, Atsugi, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Kanagawa Institute of Technology, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I182069643"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046376633","display_name":"Takuya Onoduka","orcid":null},"institutions":[{"id":"https://openalex.org/I182069643","display_name":"Kanagawa Institute of Technology","ror":"https://ror.org/007gj5v75","country_code":"JP","type":"education","lineage":["https://openalex.org/I182069643"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takuya Onoduka","raw_affiliation_strings":["Faculty of Information Technology, Kanagawa Institute of Technology, Atsugi, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Kanagawa Institute of Technology, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I182069643"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088506886","display_name":"Tomoaki Kimura","orcid":"https://orcid.org/0000-0003-4495-8440"},"institutions":[{"id":"https://openalex.org/I182069643","display_name":"Kanagawa Institute of Technology","ror":"https://ror.org/007gj5v75","country_code":"JP","type":"education","lineage":["https://openalex.org/I182069643"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoaki Kimura","raw_affiliation_strings":["Faculty of Information Technology, Kanagawa Institute of Technology, Atsugi, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Kanagawa Institute of Technology, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I182069643"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036856096"],"corresponding_institution_ids":["https://openalex.org/I182069643"],"apc_list":null,"apc_paid":null,"fwci":0.3409,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.6709503,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9182999730110168,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9182999730110168,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7167550325393677},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.684831976890564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5256351828575134},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.38235267996788025}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7167550325393677},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.684831976890564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5256351828575134},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.38235267996788025}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/gcce.2015.7398630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/gcce.2015.7398630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 4th Global Conference on Consumer Electronics (GCCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1674145689","https://openalex.org/W2103403705","https://openalex.org/W4236546623","https://openalex.org/W6637449873"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2111241003","https://openalex.org/W2390279801","https://openalex.org/W4200391368","https://openalex.org/W2358668433","https://openalex.org/W2355315220","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"In":[0,54],"this":[1,26,55],"paper,":[2,56],"we":[3,57],"propose":[4],"a":[5,80],"new":[6],"embedded":[7,27,66],"system":[8,16,50,67,76],"of":[9,35,48],"TCP/IP":[10,20,30,61],"communication":[11],"by":[12,37,68],"Using":[13],"FPGA.":[14],"This":[15],"not":[17,52,78],"exist":[18],"CPU.":[19,43,81],"standard":[21],"modules":[22,31],"are":[23],"implemented":[24],"to":[25,64],"system.":[28],"Conventional":[29],"generate":[32],"some":[33],"header":[34],"packet":[36],"CPU,":[38],"that":[39,74],"is,":[40],"it":[41,72],"required":[42],"Therefore,":[44],"the":[45,59],"transfer":[46],"rate":[47],"conventional":[49],"is":[51],"stable.":[53],"implement":[58],"100BASE":[60],"protocol":[62],"stack":[63],"an":[65],"using":[69],"FPGA,":[70],"and":[71],"reports":[73],"proposed":[75],"does":[77],"require":[79]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}