{"id":"https://openalex.org/W1996746870","doi":"https://doi.org/10.1109/gcce.2014.7031242","title":"Thermal-aware architecture and mapping for multi-channel three-dimensional DRAM systems","display_name":"Thermal-aware architecture and mapping for multi-channel three-dimensional DRAM systems","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1996746870","doi":"https://doi.org/10.1109/gcce.2014.7031242","mag":"1996746870"},"language":"en","primary_location":{"id":"doi:10.1109/gcce.2014.7031242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/gcce.2014.7031242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102112820","display_name":"Shu-Yen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yen Lin","raw_affiliation_strings":["Department of Electrical Engineering","Innovation Center for Big Data and Digital Convergence Yuan Ze University, Jungli, Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering","institution_ids":[]},{"raw_affiliation_string":"Innovation Center for Big Data and Digital Convergence Yuan Ze University, Jungli, Taiwan, R.O.C","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101016243","display_name":"Jin-Yi Lin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jin-Yi Lin","raw_affiliation_strings":["Department of Electrical Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6302,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68365868,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"713","last_page":"714"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.946898341178894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7037771344184875},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5383902788162231},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5207245945930481},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5108232498168945},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49317997694015503},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46348196268081665},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4302728772163391},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4102294445037842},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37493106722831726},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1967199742794037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16448327898979187},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1468571126461029},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1199689507484436},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.10291716456413269},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.060861021280288696}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.946898341178894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7037771344184875},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5383902788162231},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5207245945930481},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5108232498168945},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49317997694015503},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46348196268081665},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4302728772163391},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4102294445037842},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37493106722831726},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1967199742794037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16448327898979187},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1468571126461029},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1199689507484436},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.10291716456413269},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.060861021280288696},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/gcce.2014.7031242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/gcce.2014.7031242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2038389585","https://openalex.org/W2048331085","https://openalex.org/W2096081374","https://openalex.org/W2118742653","https://openalex.org/W2126339718","https://openalex.org/W2149142646","https://openalex.org/W2154857344","https://openalex.org/W2162639668","https://openalex.org/W2621025942","https://openalex.org/W4243494208","https://openalex.org/W4244810284","https://openalex.org/W6677796386","https://openalex.org/W6682624730"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W4297812927","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2536264121","https://openalex.org/W2900372418","https://openalex.org/W2342813629"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"a":[5],"thermal-aware":[6,18,45],"DRAM":[7,15,19,59],"architecture":[8,20],"and":[9,24,41],"mapping":[10],"for":[11],"the":[12,32,36,39,53,57],"multiple-channel":[13],"three-dimensional":[14],"system.":[16],"A":[17,44],"with":[21],"dual":[22],"control":[23,40],"precharge":[25,42],"circuits":[26],"(Dual-CP)":[27],"is":[28,49],"proposed":[29,50],"to":[30,51],"avoid":[31,52],"accumulated":[33],"temperature":[34],"by":[35],"stacking":[37],"of":[38],"circuits.":[43],"bank":[46],"remapping":[47],"(BRMAP)":[48],"active":[54],"banks":[55],"in":[56],"adjacent":[58],"layers.":[60]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}