{"id":"https://openalex.org/W3082515057","doi":"https://doi.org/10.1109/fuzz48607.2020.9177832","title":"Design of the convolution layer using HDL and evaluation of delay time using a camera signal","display_name":"Design of the convolution layer using HDL and evaluation of delay time using a camera signal","publication_year":2020,"publication_date":"2020-07-01","ids":{"openalex":"https://openalex.org/W3082515057","doi":"https://doi.org/10.1109/fuzz48607.2020.9177832","mag":"3082515057"},"language":"en","primary_location":{"id":"doi:10.1109/fuzz48607.2020.9177832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fuzz48607.2020.9177832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Conference on Fuzzy Systems (FUZZ-IEEE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000541975","display_name":"Ryoki Kamesaka","orcid":null},"institutions":[{"id":"https://openalex.org/I35568498","display_name":"Kochi University of Technology","ror":"https://ror.org/00rghrr56","country_code":"JP","type":"education","lineage":["https://openalex.org/I35568498"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Ryoki KAMESAKA","raw_affiliation_strings":["System of Engineering, Kochi University of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"System of Engineering, Kochi University of Technology, Japan","institution_ids":["https://openalex.org/I35568498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027658472","display_name":"Yukinobu Hoshino","orcid":"https://orcid.org/0000-0001-5285-8007"},"institutions":[{"id":"https://openalex.org/I35568498","display_name":"Kochi University of Technology","ror":"https://ror.org/00rghrr56","country_code":"JP","type":"education","lineage":["https://openalex.org/I35568498"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yukinobu HOSHINO","raw_affiliation_strings":["System of Engineering, Kochi University of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"System of Engineering, Kochi University of Technology, Japan","institution_ids":["https://openalex.org/I35568498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000541975"],"corresponding_institution_ids":["https://openalex.org/I35568498"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07967554,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12111","display_name":"Industrial Vision Systems and Defect Detection","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11019","display_name":"Image Enhancement Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.839220404624939},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7632925510406494},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5742942690849304},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5656315088272095},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5596456527709961},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5243309140205383},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5052428841590881},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.47961342334747314},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4497794508934021},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4393214285373688},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.43624556064605713},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.42515718936920166},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.42036861181259155},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.41549789905548096},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.36018285155296326},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3271061182022095},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.28311026096343994},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.16154462099075317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.839220404624939},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7632925510406494},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5742942690849304},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5656315088272095},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5596456527709961},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5243309140205383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5052428841590881},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.47961342334747314},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4497794508934021},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4393214285373688},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.43624556064605713},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.42515718936920166},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.42036861181259155},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.41549789905548096},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.36018285155296326},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3271061182022095},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.28311026096343994},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.16154462099075317},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fuzz48607.2020.9177832","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fuzz48607.2020.9177832","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Conference on Fuzzy Systems (FUZZ-IEEE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1966360493","https://openalex.org/W1977295820","https://openalex.org/W1992245639","https://openalex.org/W2034601083","https://openalex.org/W2093154965","https://openalex.org/W2143585472","https://openalex.org/W2546589017","https://openalex.org/W2564247601","https://openalex.org/W2580688187","https://openalex.org/W2769502706","https://openalex.org/W2769547497","https://openalex.org/W2771107121","https://openalex.org/W2804686008","https://openalex.org/W2908222847","https://openalex.org/W2919115771","https://openalex.org/W2947559364","https://openalex.org/W2979823093","https://openalex.org/W3005346235","https://openalex.org/W4249935458","https://openalex.org/W6746252380","https://openalex.org/W6763419994"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719","https://openalex.org/W2070083638"],"abstract_inverted_index":{"Research":[0],"of":[1,48,65,86,133,144,159,251,258],"the":[2,25,28,62,113,145,157,167,172,179,205,241,249,252,255],"deep-learning":[3],"has":[4],"been":[5,122],"applied":[6,123],"to":[7,88,96,106,124,147,165,220],"several":[8],"problems,":[9],"such":[10,51,68,129],"as":[11,52,69,130],"image":[12,125,160],"recognition,":[13,15],"voice":[14],"and":[16,37,54,71,78,137,176,183,254],"natural":[17],"language":[18],"processing.":[19,161],"Those":[20],"are":[21],"achievement":[22],"results":[23],"in":[24,34,117,156],"world.":[26],"At":[27],"same":[29],"time,":[30],"it":[31,101],"is":[32,42,58,83,102,142,153,191,236],"used":[33,155,216,238],"various":[35],"applications":[36],"research":[38,163],"fields.":[39],"This":[40,56,151],"technology":[41,57,127],"expected":[43,59],"for":[44,60,171],"using":[45,61,225],"embedded":[46,63,110],"systems":[47,94],"IoT":[49,66],"devices":[50,67,111],"smartphones":[53,70],"tablet-pc.":[55,72],"system":[64],"Deep-learning":[73],"requires":[74],"large":[75],"computational":[76,89],"resources":[77],"high":[79],"power":[80],"consumption.":[81],"GPU":[82,98],"a":[84,103,194,230],"kind":[85],"solution":[87],"resources.":[90],"In":[91,244],"general,":[92],"most":[93],"need":[95],"use":[97],"acceleration.":[99],"However,":[100],"hard":[104],"point":[105],"implement":[107,221],"on":[108,213,222],"tiny":[109],"under":[112],"required":[114],"GPU.":[115],"Also,":[116],"recent":[118],"years,":[119],"FPGAs":[120],"have":[121],"processing":[126,149,181,189,259],"fields":[128],"defect":[131],"inspection":[132],"automobiles,":[134],"security":[135],"systems,":[136],"industrial":[138],"products.":[139],"Hardware":[140],"acceleration":[141,169],"one":[143],"techniques":[146],"improve":[148],"speed.":[150],"technique":[152],"often":[154],"field":[158],"Our":[162],"tried":[164],"design":[166],"hardware":[168,185],"approach":[170,182,190],"convolutional":[173,198],"neural":[174],"network":[175],"we":[177,247],"compared":[178],"software":[180,188],"our":[184,196],"approach.":[186],"The":[187],"conventional.":[192],"As":[193],"result,":[195],"hardware-based":[197,209],"layer":[199],"can":[200,228],"show":[201,248],"high-speed":[202],"performance":[203],"than":[204],"software-based":[206],"design.":[207],"These":[208],"modules":[210],"were":[211],"implemented":[212],"FPGA.":[214,223],"We":[215],"HDL(Hardware":[217],"Description":[218],"Language)":[219],"By":[224],"this,":[226],"you":[227],"create":[229],"logic":[231],"circuit":[232],"like":[233],"programming.":[234],"It":[235],"usually":[237],"when":[239],"designing":[240],"FPGA":[242],"circuit.":[243],"this":[245],"paper,":[246],"detail":[250],"architecture":[253],"comparison":[256],"result":[257],"time":[260],"with":[261],"CPU.":[262]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}