{"id":"https://openalex.org/W2107401014","doi":"https://doi.org/10.1109/fskd.2011.6019943","title":"The design of code-decode circuits in PI-BUS interface unit chip and its software realization","display_name":"The design of code-decode circuits in PI-BUS interface unit chip and its software realization","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2107401014","doi":"https://doi.org/10.1109/fskd.2011.6019943","mag":"2107401014"},"language":"en","primary_location":{"id":"doi:10.1109/fskd.2011.6019943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fskd.2011.6019943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Eighth International Conference on Fuzzy Systems and Knowledge Discovery (FSKD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100768487","display_name":"Yan Liu","orcid":"https://orcid.org/0000-0003-2649-2552"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Liu Yan","raw_affiliation_strings":["Department of Communication Engineering Hangzhou Dianzi University(HDU), Hang Zhou, China","Department of Communication Engineering Hangzhou Dianzi University(HDU), China"],"affiliations":[{"raw_affiliation_string":"Department of Communication Engineering Hangzhou Dianzi University(HDU), Hang Zhou, China","institution_ids":["https://openalex.org/I50760025"]},{"raw_affiliation_string":"Department of Communication Engineering Hangzhou Dianzi University(HDU), China","institution_ids":["https://openalex.org/I50760025"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5100768487"],"corresponding_institution_ids":["https://openalex.org/I50760025"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13885618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":null,"first_page":"2332","last_page":"2334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13717","display_name":"Advanced Algorithms and Applications","score":0.9682000279426575,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14474","display_name":"Industrial Technology and Control Systems","score":0.9412000179290771,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7732982635498047},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6487969160079956},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.5605468153953552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.530070424079895},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5284124612808228},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.490013986825943},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.48238006234169006},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43724754452705383},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4204011559486389},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27524977922439575},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2692229449748993},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13506588339805603},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08896744251251221}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7732982635498047},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6487969160079956},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.5605468153953552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.530070424079895},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5284124612808228},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.490013986825943},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.48238006234169006},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43724754452705383},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4204011559486389},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27524977922439575},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2692229449748993},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13506588339805603},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08896744251251221},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fskd.2011.6019943","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fskd.2011.6019943","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Eighth International Conference on Fuzzy Systems and Knowledge Discovery (FSKD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1651818244"],"related_works":["https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W2389325540","https://openalex.org/W3011158618","https://openalex.org/W2381710881","https://openalex.org/W316086783","https://openalex.org/W2022544890","https://openalex.org/W2377412115","https://openalex.org/W567982934","https://openalex.org/W3042604642"],"abstract_inverted_index":{"PI":[0,25],"bus":[1,26],"conveys":[2],"datum":[3],"among":[4],"multi-parallel-job":[5,33],"modules":[6,34],"by":[7],"way":[8],"of":[9,18,32,49,60],"separate":[10],"byte":[11],"or":[12],"double":[13],"bytes.":[14],"It":[15,53],"is":[16,27],"because":[17],"better":[19],"compatibility,":[20],"real-time":[21],"and":[22,65],"reliability":[23],"that":[24],"used":[28],"for":[29],"the":[30,47,50,58,66],"interlinkage":[31],"in":[35,62],"multiprocessor":[36],"system.":[37],"In":[38],"this":[39],"paper,":[40],"an":[41],"example":[42],"was":[43],"given":[44],"to":[45],"illustrate":[46],"principle":[48],"code-decode":[51],"circuits.":[52],"presented":[54],"some":[55],"thought":[56],"on":[57,68],"application":[59],"EDA":[61],"these":[63],"circuits":[64],"methods":[67],"VHDL.":[69]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}