{"id":"https://openalex.org/W2785886641","doi":"https://doi.org/10.1109/fpt.2017.8280141","title":"A NoC-based custom FPGA configuration memory architecture for ultra-fast micro-reconfiguration","display_name":"A NoC-based custom FPGA configuration memory architecture for ultra-fast micro-reconfiguration","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2785886641","doi":"https://doi.org/10.1109/fpt.2017.8280141","mag":"2785886641"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2017.8280141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2017.8280141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086835710","display_name":"Amit Kulkarni","orcid":"https://orcid.org/0000-0001-7548-3332"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Amit Kulkarni","raw_affiliation_strings":["ELIS department, Ghent University, Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"ELIS department, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088435475","display_name":"Poona Bahrebar","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Poona Bahrebar","raw_affiliation_strings":["ELIS department, Ghent University, Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"ELIS department, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["ELIS department, Ghent University, Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"ELIS department, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074711148","display_name":"Giulio Stramondo","orcid":"https://orcid.org/0000-0002-3124-189X"},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Giulio Stramondo","raw_affiliation_strings":["Faculty of Science IVI, University of Amsterdam, Postbus, GH Amsterdam, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Faculty of Science IVI, University of Amsterdam, Postbus, GH Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068594581","display_name":"C\u0103t\u0103lin Bogdan Ciobanu","orcid":"https://orcid.org/0000-0002-3329-3773"},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Catalin Bogdan Ciobanu","raw_affiliation_strings":["Faculty of Science IVI, University of Amsterdam, Postbus, GH Amsterdam, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Faculty of Science IVI, University of Amsterdam, Postbus, GH Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109847155","display_name":"Ana Lucia V\u0103rb\u0103nescu","orcid":null},"institutions":[{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ana Lucia Varbanescu","raw_affiliation_strings":["Faculty of Science IVI, University of Amsterdam, Postbus, GH Amsterdam, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Faculty of Science IVI, University of Amsterdam, Postbus, GH Amsterdam, The Netherlands","institution_ids":["https://openalex.org/I887064364"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5086835710"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24914116,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"203","last_page":"206"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9559588432312012},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8030382394790649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7014237642288208},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6505134105682373},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5898810625076294},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4592674970626831},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4359857141971588},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4334738850593567},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.42678651213645935},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3801284432411194},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08341085910797119},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06810644268989563}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9559588432312012},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8030382394790649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7014237642288208},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6505134105682373},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5898810625076294},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4592674970626831},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4359857141971588},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4334738850593567},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.42678651213645935},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3801284432411194},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08341085910797119},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06810644268989563},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2017.8280141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2017.8280141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1990505905","https://openalex.org/W2007880530","https://openalex.org/W2025177582","https://openalex.org/W2048944807","https://openalex.org/W2066162922","https://openalex.org/W2085828379","https://openalex.org/W2118231264","https://openalex.org/W2122337686","https://openalex.org/W2130193491","https://openalex.org/W2164340799","https://openalex.org/W2255788751","https://openalex.org/W3169463464"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"Run-time":[0],"reconfiguration":[1,23,26,43,72,126],"in":[2,77],"FPGAs":[3],"is":[4,38,97],"an":[5],"important":[6],"feature":[7],"that":[8,89,141],"offers":[9],"design":[10,82,92],"flexibility":[11],"under":[12],"low-cost":[13],"silicon":[14],"area":[15],"and":[16,96],"power":[17],"budgets,":[18],"at":[19,133],"the":[20,31,42,52,59,65,71,81,85,91,106,144,154],"cost":[21,145],"of":[22,61,84,93,129,132,146,153],"overhead.":[24],"The":[25,74],"time":[27],"overhead":[28],"produced":[29],"by":[30],"conventional":[32],"configuration":[33,55,62,86,118],"ports":[34],"(such":[35],"as":[36,48],"ICAP)":[37],"too":[39],"high":[40],"for":[41,102,114,136],"technology":[44],"to":[45,64,99],"be":[46,110],"embraced":[47],"a":[49,111,125,130],"standard.":[50],"Furthermore,":[51],"current":[53],"FPGA":[54,117,156],"memory":[56,87,119],"architecture":[57,88],"restricts":[58],"access":[60],"data":[63],"frame":[66],"level;":[67],"this":[68,78],"significantly":[69],"delays":[70],"process.":[73],"work":[75],"presented":[76],"paper":[79],"explores":[80],"space":[83],"fits":[90],"large":[94],"FPGA's":[95],"suitable":[98],"accomplish":[100],"needs":[101],"ultra-fast":[103],"reconfiguration.":[104],"Therefore,":[105],"proposed":[107],"method":[108],"could":[109],"stepping":[112],"stone":[113],"next":[115],"generation":[116],"architecture.":[120,157],"Our":[121],"simulation":[122],"results":[123],"show":[124],"speed":[127],"gain":[128],"factor":[131],"least":[134],"1000":[135],"substantially":[137],"big":[138],"parameterized":[139],"applications":[140],"come":[142],"with":[143],"extra":[147],"auxiliary":[148],"hardware":[149],"used":[150],"on":[151],"top":[152],"column-based":[155]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}