{"id":"https://openalex.org/W2786716245","doi":"https://doi.org/10.1109/fpt.2017.8280140","title":"Model-based hardware design based on compatible sets of isomorphic subgraphs","display_name":"Model-based hardware design based on compatible sets of isomorphic subgraphs","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2786716245","doi":"https://doi.org/10.1109/fpt.2017.8280140","mag":"2786716245"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2017.8280140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2017.8280140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053754764","display_name":"Patrick Sittel","orcid":"https://orcid.org/0000-0003-2896-3709"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Patrick Sittel","raw_affiliation_strings":["University of Kassel"],"affiliations":[{"raw_affiliation_string":"University of Kassel","institution_ids":["https://openalex.org/I106157433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064532311","display_name":"Konrad M\u00f6ller","orcid":"https://orcid.org/0000-0001-5709-603X"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Konrad Moller","raw_affiliation_strings":["University of Kassel"],"affiliations":[{"raw_affiliation_string":"University of Kassel","institution_ids":["https://openalex.org/I106157433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016467458","display_name":"Martin Kumm","orcid":"https://orcid.org/0000-0002-8593-3138"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Kumm","raw_affiliation_strings":["University of Kassel"],"affiliations":[{"raw_affiliation_string":"University of Kassel","institution_ids":["https://openalex.org/I106157433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002067478","display_name":"Peter Zipf","orcid":"https://orcid.org/0000-0003-4725-4246"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Peter Zipf","raw_affiliation_strings":["University of Kassel"],"affiliations":[{"raw_affiliation_string":"University of Kassel","institution_ids":["https://openalex.org/I106157433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010739346","display_name":"Bogdan Pasca","orcid":"https://orcid.org/0000-0002-5454-4375"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bogdan Pasca","raw_affiliation_strings":["Intell Corperation"],"affiliations":[{"raw_affiliation_string":"Intell Corperation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066189025","display_name":"Mark Jervis","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Jervis","raw_affiliation_strings":["Intell Corperation"],"affiliations":[{"raw_affiliation_string":"Intell Corperation","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5053754764"],"corresponding_institution_ids":["https://openalex.org/I106157433"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54732706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"199","last_page":"202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7824463248252869},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7183260321617126},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6265027523040771},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5836821794509888},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5630410313606262},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5324232578277588},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5228822231292725},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4830518364906311},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46775102615356445},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45931485295295715},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.4592229723930359},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4182933270931244},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3505980968475342},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11401700973510742},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07985615730285645}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7824463248252869},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7183260321617126},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6265027523040771},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5836821794509888},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5630410313606262},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5324232578277588},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5228822231292725},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4830518364906311},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46775102615356445},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45931485295295715},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.4592229723930359},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4182933270931244},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3505980968475342},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11401700973510742},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07985615730285645},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2017.8280140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2017.8280140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W1510837191","https://openalex.org/W2098133383","https://openalex.org/W2099731629","https://openalex.org/W2116007667","https://openalex.org/W2119401381","https://openalex.org/W2145601734","https://openalex.org/W2149783401","https://openalex.org/W2160450201","https://openalex.org/W2165892109","https://openalex.org/W2170726034","https://openalex.org/W2266860988","https://openalex.org/W2586677952","https://openalex.org/W2774003827","https://openalex.org/W4212872196","https://openalex.org/W4229745793","https://openalex.org/W6746693385"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2274562545","https://openalex.org/W2612099726","https://openalex.org/W2269990635","https://openalex.org/W3146054601","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W4313484792","https://openalex.org/W4281784598","https://openalex.org/W2619340758"],"abstract_inverted_index":{"Hardware":[0],"applications":[1],"in":[2],"an":[3],"industrial":[4],"context":[5],"often":[6],"have":[7],"tight":[8],"area,":[9],"latency":[10],"and":[11,27,45,55],"throughput":[12,28],"requirements":[13],"or":[14],"a":[15,22,35,71],"specific":[16],"combination":[17,51],"thereof.":[18],"This":[19],"paper":[20],"presents":[21],"method":[23,41],"to":[24],"improve":[25],"area":[26],"figures":[29],"for":[30,63],"folded":[31],"circuits":[32],"generated":[33],"during":[34],"model-based":[36],"hardware":[37],"design":[38,72],"process.":[39],"The":[40],"targets":[42],"FPGA":[43],"implementations":[44],"is":[46,77],"based":[47],"on":[48],"the":[49,56,68,75,83],"automatic":[50],"of":[52,59,70],"isomorphic":[53],"subgraphs":[54],"detailed":[57],"consideration":[58],"pipelined":[60],"primitive":[61],"operations":[62],"folding":[64],"core":[65],"scheduling.":[66],"In":[67],"course":[69],"space":[73],"exploration,":[74],"user":[76],"provided":[78],"with":[79],"fine-grain":[80],"control":[81],"over":[82],"area/throughput":[84],"trade-off.":[85]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}