{"id":"https://openalex.org/W2785728440","doi":"https://doi.org/10.1109/fpt.2017.8280125","title":"An IP core integration tool-flow for prototyping software-defined radios using static dataflow with access patterns","display_name":"An IP core integration tool-flow for prototyping software-defined radios using static dataflow with access patterns","publication_year":2017,"publication_date":"2017-12-01","ids":{"openalex":"https://openalex.org/W2785728440","doi":"https://doi.org/10.1109/fpt.2017.8280125","mag":"2785728440"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2017.8280125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2017.8280125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011972565","display_name":"Lekhobola Tsoeunyane","orcid":"https://orcid.org/0000-0002-2479-8366"},"institutions":[{"id":"https://openalex.org/I157614274","display_name":"University of Cape Town","ror":"https://ror.org/03p74gp79","country_code":"ZA","type":"education","lineage":["https://openalex.org/I157614274"]}],"countries":["ZA"],"is_corresponding":true,"raw_author_name":"Lekhobola J. Tsoeunyane","raw_affiliation_strings":["Department of Electrical Engineering, Univervisity of Cape Town"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Univervisity of Cape Town","institution_ids":["https://openalex.org/I157614274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007884765","display_name":"Simon Winberg","orcid":"https://orcid.org/0000-0001-5809-2372"},"institutions":[{"id":"https://openalex.org/I157614274","display_name":"University of Cape Town","ror":"https://ror.org/03p74gp79","country_code":"ZA","type":"education","lineage":["https://openalex.org/I157614274"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Simon Winberg","raw_affiliation_strings":["Department of Electrical Engineering, Univervisity of Cape Town"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Univervisity of Cape Town","institution_ids":["https://openalex.org/I157614274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054955461","display_name":"Michael Inggs","orcid":"https://orcid.org/0000-0003-2162-7710"},"institutions":[{"id":"https://openalex.org/I157614274","display_name":"University of Cape Town","ror":"https://ror.org/03p74gp79","country_code":"ZA","type":"education","lineage":["https://openalex.org/I157614274"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Michael Inggs","raw_affiliation_strings":["Department of Electrical Engineering, Univervisity of Cape Town"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Univervisity of Cape Town","institution_ids":["https://openalex.org/I157614274"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011972565"],"corresponding_institution_ids":["https://openalex.org/I157614274"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54601738,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"75","issue":null,"first_page":"88","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8222761154174805},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8157477378845215},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5906168818473816},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5726896524429321},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5602876543998718},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5226469039916992},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5077129602432251},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.48394396901130676},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.46377792954444885},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4512386620044708},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4498615562915802},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3280024528503418},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19353437423706055}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8222761154174805},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8157477378845215},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5906168818473816},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5726896524429321},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5602876543998718},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5226469039916992},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5077129602432251},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.48394396901130676},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.46377792954444885},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4512386620044708},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4498615562915802},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3280024528503418},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19353437423706055},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2017.8280125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2017.8280125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Field Programmable Technology (ICFPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1548598239","https://openalex.org/W1798570511","https://openalex.org/W1999819296","https://openalex.org/W2029728957","https://openalex.org/W2035479441","https://openalex.org/W2051677156","https://openalex.org/W2091158003","https://openalex.org/W2107477534","https://openalex.org/W2114194010","https://openalex.org/W2123407602","https://openalex.org/W2130179171","https://openalex.org/W2143570521","https://openalex.org/W2169180789","https://openalex.org/W2169268432","https://openalex.org/W2198816210","https://openalex.org/W2592905981","https://openalex.org/W3139545273","https://openalex.org/W3146284777","https://openalex.org/W6638313906"],"related_works":["https://openalex.org/W2427933582","https://openalex.org/W2461217932","https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W3206653210","https://openalex.org/W2134941280","https://openalex.org/W2069295582","https://openalex.org/W1986121963","https://openalex.org/W2531450434","https://openalex.org/W2366556084"],"abstract_inverted_index":{"The":[0],"current":[1],"design":[2,27,84],"practices":[3],"for":[4,55,129,173,254,259],"prototyping":[5],"Software":[6],"Defined":[7],"Radio":[8],"(SDR)":[9],"applications":[10,191],"using":[11,215],"reconfigurable":[12],"FPGA":[13],"platforms":[14],"often":[15,50,86],"rely":[16],"on":[17],"the":[18,102,117,149,155,176,181,240,245,264,268],"reuse":[19],"of":[20,91,133,145,151,175,183,228,274,278],"Intellectual":[21],"Property":[22],"(IP)":[23],"processing":[24,177],"cores.":[25],"This":[26],"practice":[28],"usually":[29],"involves":[30],"stitching":[31],"together":[32],"these":[33,71,94,107],"IP":[34,47,75,134],"blocks":[35],"to":[36,64,69,78,98,122,168,199],"formulate":[37],"a":[38,88,111,131,160,200,275],"working":[39],"system.":[40],"High-level":[41],"Synthesis":[42],"(HLS)":[43],"tools":[44],"that":[45,136,239],"support":[46],"core":[48],"integration":[49],"do":[51],"not":[52],"fully":[53],"allow":[54],"capturing":[56],"critical":[57],"application":[58,139],"timing":[59,140,172],"constraints":[60],"nor":[61],"provide":[62],"mechanisms":[63],"automatically":[65],"adjust":[66],"integrating":[67],"logic":[68],"maintain":[70,137],"constraints.":[72,141],"Consequently,":[73],"reusing":[74],"cores":[76,135],"tends":[77],"involve":[79],"many":[80,207],"manual":[81,208],"and":[82,148,225,271],"time-consuming":[83],"tasks,":[85],"at":[87],"low":[89],"level":[90],"abstraction.":[92],"Moreover,":[93],"tasks":[95],"may":[96],"need":[97],"be":[99,211],"repeated":[100],"during":[101],"development":[103],"process.":[104],"To":[105,218],"address":[106],"problems,":[108],"we":[109,222],"present":[110],"new":[112],"open":[113],"tool-flow,":[114,221,265],"built":[115],"upon":[116],"Delite":[118],"compiler":[119],"infrastructure.":[120],"Central":[121],"our":[123,146,184,220,229,249,255],"tool-flow":[124,158,185],"is":[125,154],"an":[126],"automated":[127],"mechanism":[128],"interconnecting":[130],"selection":[132],"particular":[138],"A":[142],"crucial":[143],"part":[144],"approach":[147],"focus":[150],"this":[152,157,216],"paper":[153],"way":[156],"uses":[159],"static":[161],"dataflow":[162],"with":[163,233],"access":[164],"patterns":[165],"(SDF-AP)":[166],"model":[167],"efficiently":[169],"capture":[170],"precise":[171],"aspects":[174],"chain.":[178],"We":[179,194,237],"demonstrate":[180],"capability":[182],"by":[186],"generating":[187],"six":[188],"typical":[189],"SDR":[190,231,279],"in":[192],"VHDL.":[193],"show":[195],"how":[196],"slight":[197],"modifications":[198],"design,":[201],"which":[202],"would":[203],"have":[204],"previously":[205],"needed":[206],"adjustments,":[209],"can":[210],"carried":[212],"out":[213],"quickly":[214],"tool-flow.":[217],"evaluate":[219],"compare":[223],"performance":[224,272],"area":[226],"results":[227,246],"tool-generated":[230],"designs":[232],"equivalent":[234],"hand-coded":[235,250],"designs.":[236],"found":[238],"generated":[241,269],"solutions":[242],"closely":[243],"match":[244],"obtained":[247],"from":[248],"designs,":[251],"showing":[252],"merit":[253],"approach.":[256],"Our":[257],"plans":[258],"future":[260],"work":[261],"include":[262],"refining":[263],"further":[266],"optimizing":[267],"code,":[270],"testing":[273],"wider":[276],"range":[277],"applications.":[280]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}