{"id":"https://openalex.org/W2616583840","doi":"https://doi.org/10.1109/fpt.2016.7929541","title":"Enabling in-situ logic-in-memory capability using resistive-RAM crossbar memory","display_name":"Enabling in-situ logic-in-memory capability using resistive-RAM crossbar memory","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2616583840","doi":"https://doi.org/10.1109/fpt.2016.7929541","mag":"2616583840"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2016.7929541","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045693138","display_name":"Naifeng Jing","orcid":"https://orcid.org/0000-0001-8417-5796"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Naifeng Jing","raw_affiliation_strings":["Department of Nano/Micro Electronics, Shanghai Jiao Tong University"],"affiliations":[{"raw_affiliation_string":"Department of Nano/Micro Electronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071148822","display_name":"Taozhong Li","orcid":"https://orcid.org/0000-0002-5421-0199"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Taozhong Li","raw_affiliation_strings":["Department of Nano/Micro Electronics, Shanghai Jiao Tong University"],"affiliations":[{"raw_affiliation_string":"Department of Nano/Micro Electronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062730166","display_name":"Zhongyuan Zhao","orcid":"https://orcid.org/0000-0002-6637-553X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongyuan Zhao","raw_affiliation_strings":["Department of Nano/Micro Electronics, Shanghai Jiao Tong University"],"affiliations":[{"raw_affiliation_string":"Department of Nano/Micro Electronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100640242","display_name":"Wei Jin","orcid":"https://orcid.org/0000-0001-5108-5233"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Jin","raw_affiliation_strings":["Department of Nano/Micro Electronics, Shanghai Jiao Tong University"],"affiliations":[{"raw_affiliation_string":"Department of Nano/Micro Electronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102022581","display_name":"Yanan Sun","orcid":"https://orcid.org/0000-0001-8281-9121"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanan Sun","raw_affiliation_strings":["Department of Nano/Micro Electronics, Shanghai Jiao Tong University"],"affiliations":[{"raw_affiliation_string":"Department of Nano/Micro Electronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089111067","display_name":"Weifeng He","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["Department of Nano/Micro Electronics, Shanghai Jiao Tong University"],"affiliations":[{"raw_affiliation_string":"Department of Nano/Micro Electronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["Department of Nano/Micro Electronics, Shanghai Jiao Tong University"],"affiliations":[{"raw_affiliation_string":"Department of Nano/Micro Electronics, Shanghai Jiao Tong University","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5045693138"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19908902,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7069376111030579},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5682384371757507},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.5473704934120178},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4778056740760803},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4700079560279846},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.436690092086792},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.40938934683799744},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3930721580982208},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3881330192089081},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3492286205291748},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14720019698143005},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14310124516487122},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10129743814468384}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7069376111030579},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5682384371757507},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.5473704934120178},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4778056740760803},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4700079560279846},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.436690092086792},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.40938934683799744},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3930721580982208},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3881330192089081},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3492286205291748},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14720019698143005},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14310124516487122},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10129743814468384},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2016.7929541","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929541","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1971000062","https://openalex.org/W1975835369","https://openalex.org/W1996809148","https://openalex.org/W2002406245","https://openalex.org/W2004782555","https://openalex.org/W2025674646","https://openalex.org/W2049568033","https://openalex.org/W2061071837","https://openalex.org/W2066280488","https://openalex.org/W2081729575","https://openalex.org/W2112810750","https://openalex.org/W2113797443","https://openalex.org/W2136268150","https://openalex.org/W2158447309","https://openalex.org/W2216132385"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W3176428941","https://openalex.org/W3089883684","https://openalex.org/W4232634182","https://openalex.org/W4301187613","https://openalex.org/W2923038022","https://openalex.org/W3008646524","https://openalex.org/W4385624997","https://openalex.org/W2593506445","https://openalex.org/W1968537616"],"abstract_inverted_index":{"Recently,":[0],"logic-in-memory":[1],"(LIM)":[2],"is":[3],"gaining":[4],"growing":[5],"interest":[6],"because":[7],"it":[8],"eliminates":[9],"the":[10,15,33,38,50,69,83,89,101,107,117,136,141],"unnecessary":[11],"data":[12,110,131],"movement":[13],"between":[14],"memory":[16,41,55,72,85],"and":[17,24,40,54,97,125,133],"logic":[18,39,53,80,113,151],"components":[19],"that":[20,116,140],"embarrasses":[21],"both":[22],"performance":[23],"power":[25],"dissipation":[26],"in":[27,73,106,132],"modern":[28],"microprocessors.":[29],"However,":[30],"most":[31],"of":[32,52,92,135],"existing":[34],"LIM":[35,65,119],"just":[36],"puts":[37],"closer":[42],"rather":[43],"than":[44],"a":[45,63,74,145,149],"true":[46,150],"integration":[47],"due":[48],"to":[49],"incompatibility":[51],"circuit":[56],"structures.":[57],"In":[58],"this":[59],"paper,":[60],"we":[61],"propose":[62],"in-situ":[64,79,127],"design":[66,143],"by":[67],"leveraging":[68],"emerging":[70],"ReRAM":[71],"crossbar":[75],"structure.":[76],"It":[77],"performs":[78],"processing":[81,152],"using":[82],"same":[84],"cells":[86],"based":[87],"on":[88],"resistive":[90],"states":[91],"ReRAMs":[93],"with":[94],"non-destructive":[95],"operations,":[96],"therefore":[98],"can":[99,120],"exploit":[100],"large":[102],"internal":[103],"bandwidth":[104],"available":[105],"array":[108],"without":[109,129],"readout.":[111],"The":[112],"exploration":[114],"exposes":[115],"proposed":[118,142],"support":[121],"different":[122],"logical":[123],"functions":[124],"get":[126],"results":[128],"moving":[130],"out":[134],"memory.":[137,155],"We":[138],"believe":[139],"provides":[144],"promising":[146],"solution":[147],"for":[148],"capability":[153],"within":[154]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}