{"id":"https://openalex.org/W2616485165","doi":"https://doi.org/10.1109/fpt.2016.7929540","title":"Exploring shared SRAM tables among NPN equivalent large LUTs in SRAM-based FPGAs","display_name":"Exploring shared SRAM tables among NPN equivalent large LUTs in SRAM-based FPGAs","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2616485165","doi":"https://doi.org/10.1109/fpt.2016.7929540","mag":"2616485165"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2016.7929540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105769407","display_name":"Ali Asghar","orcid":"https://orcid.org/0000-0003-3965-5103"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Ali Asghar","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002664579","display_name":"Muhammad Mazher Iqbal","orcid":"https://orcid.org/0000-0002-2421-8456"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Muhammad Mazher Iqbal","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066259563","display_name":"Waqar Ahmed","orcid":"https://orcid.org/0000-0001-5416-149X"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Waqar Ahmed","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103802480","display_name":"Mujahid Ali","orcid":null},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Mujahid Ali","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079308988","display_name":"Husain Parvez","orcid":"https://orcid.org/0000-0002-6544-2454"},"institutions":[{"id":"https://openalex.org/I103583917","display_name":"Karachi Institute of Economics and Technology","ror":"https://ror.org/02sdmkj94","country_code":"PK","type":"education","lineage":["https://openalex.org/I103583917"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Husain Parvez","raw_affiliation_strings":["Karachi Institute of Economics and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Karachi Institute of Economics and Technology","institution_ids":["https://openalex.org/I103583917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077892555","display_name":"Muhammad Rashid","orcid":"https://orcid.org/0000-0001-5852-1296"},"institutions":[{"id":"https://openalex.org/I199693650","display_name":"Umm al-Qura University","ror":"https://ror.org/01xjqrm90","country_code":"SA","type":"education","lineage":["https://openalex.org/I199693650"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Muhammad Rashid","raw_affiliation_strings":["Umm Al-Qura University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Umm Al-Qura University","institution_ids":["https://openalex.org/I199693650"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7441,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76867228,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.807616114616394},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7276644706726074},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7114144563674927},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6673094034194946},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6040835380554199},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.596680760383606},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5575277209281921},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5518096089363098},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.42838284373283386},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.424178808927536},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3885353207588196},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3162280321121216}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.807616114616394},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7276644706726074},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7114144563674927},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6673094034194946},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6040835380554199},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.596680760383606},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5575277209281921},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5518096089363098},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.42838284373283386},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.424178808927536},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3885353207588196},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3162280321121216},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2016.7929540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1626377047","https://openalex.org/W2005602803","https://openalex.org/W2014791562","https://openalex.org/W2024203951","https://openalex.org/W2050779425","https://openalex.org/W2102047509","https://openalex.org/W2113469110","https://openalex.org/W2113645429","https://openalex.org/W2120318057","https://openalex.org/W3143008962","https://openalex.org/W4252979795","https://openalex.org/W6677734197"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2003435315","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W2140645577","https://openalex.org/W2477477398","https://openalex.org/W2113469110","https://openalex.org/W21706283","https://openalex.org/W2154203817"],"abstract_inverted_index":{"In":[0],"modern":[1],"SRAM":[2],"based":[3],"Field":[4],"Programmable":[5],"Gate":[6],"Arrays,":[7],"a":[8,32,76,109,124,138],"Look-Up":[9],"Table":[10],"(LUT)":[11],"is":[12],"the":[13,44,54,60,65,133,146,167],"principal":[14],"constituent":[15],"logic":[16],"element":[17],"which":[18,50,82,117],"can":[19],"realize":[20],"every":[21],"possible":[22],"Boolean":[23,98],"function.":[24],"However,":[25],"this":[26,39,130],"flexibility":[27],"of":[28,38,47,67,85,140,162],"LUTs":[29,86],"comes":[30,42],"with":[31],"heavy":[33],"area":[34,40,61,160],"penalty.":[35],"A":[36,93],"part":[37],"overhead":[41],"from":[43],"increased":[45],"amount":[46],"configuration":[48,68],"memory":[49,87],"rises":[51],"exponentially":[52],"as":[53,62,64],"LUT":[55,141],"size":[56],"increases.":[57],"To":[58],"reduce":[59],"well":[63],"number":[66],"bits,":[69],"we":[70],"have":[71],"further":[72],"explored":[73],"and":[74],"improved":[75],"previously":[77],"proposed":[78,95,116],"novel":[79],"FPGA":[80],"architecture":[81],"allows":[83],"sharing":[84,135],"tables":[88],"among":[89],"NPN":[90,106,119],"equivalent":[91,120],"functions.":[92],"recently":[94],"high":[96],"performance":[97],"matching":[99],"algorithm":[100],"has":[101,113],"been":[102,115],"employed":[103],"to":[104],"perform":[105],"classification.":[107],"Furthermore,":[108],"new":[110],"clustering":[111],"technique":[112],"also":[114],"packs":[118],"functions":[121],"together":[122],"inside":[123],"Configurable":[125],"Logic":[126],"Block":[127],"(CLB).":[128],"Consequently,":[129],"work":[131],"explores":[132],"SRAM-table":[134],"approach":[136],"for":[137],"range":[139],"sizes":[142,148],"(4-7),":[143],"while":[144,165],"varying":[145],"cluster":[147],"(4-16).":[149],"Experimental":[150],"results":[151],"on":[152],"MCNC":[153],"benchmark":[154],"circuits":[155],"set":[156],"show":[157],"an":[158],"overall":[159],"reduction":[161],"~":[163],"3.7%":[164],"maintaining":[166],"same":[168],"critical":[169],"path":[170],"delay.":[171]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}