{"id":"https://openalex.org/W2616122906","doi":"https://doi.org/10.1109/fpt.2016.7929521","title":"Deflection routing for multi-level FPGA overlay NoCs","display_name":"Deflection routing for multi-level FPGA overlay NoCs","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2616122906","doi":"https://doi.org/10.1109/fpt.2016.7929521","mag":"2616122906"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2016.7929521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034075462","display_name":"Kumar H B Chethan","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kumar H B Chethan","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore, SG"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore, SG","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100613376","display_name":"Shubham Agarwal","orcid":"https://orcid.org/0000-0001-5055-9687"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Shubham Agarwal","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015534628","display_name":"Nachiket Kapre","orcid":"https://orcid.org/0000-0002-2187-0406"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nachiket Kapre","raw_affiliation_strings":["Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Waterloo, Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":null,"first_page":"149","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/deflection-routing","display_name":"Deflection routing","score":0.8148559331893921},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7522294521331787},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.6796327829360962},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6708841919898987},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5498887300491333},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5131872296333313},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5125114917755127},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5079498887062073},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.47928160429000854},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.46556711196899414},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.43221038579940796},{"id":"https://openalex.org/keywords/deflection","display_name":"Deflection (physics)","score":0.4199771285057068},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3282589316368103},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2194230854511261},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.15625330805778503}],"concepts":[{"id":"https://openalex.org/C2781404978","wikidata":"https://www.wikidata.org/wiki/Q5251653","display_name":"Deflection routing","level":5,"score":0.8148559331893921},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7522294521331787},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.6796327829360962},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6708841919898987},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5498887300491333},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5131872296333313},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5125114917755127},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5079498887062073},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47928160429000854},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.46556711196899414},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.43221038579940796},{"id":"https://openalex.org/C2781355719","wikidata":"https://www.wikidata.org/wiki/Q2080698","display_name":"Deflection (physics)","level":2,"score":0.4199771285057068},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3282589316368103},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2194230854511261},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.15625330805778503},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2016.7929521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1644436786","https://openalex.org/W1969449685","https://openalex.org/W1976878754","https://openalex.org/W2041396497","https://openalex.org/W2091263751","https://openalex.org/W2095795217","https://openalex.org/W2105624008","https://openalex.org/W2106182601","https://openalex.org/W2128402381","https://openalex.org/W2140834004","https://openalex.org/W2418145342","https://openalex.org/W2999516464","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W2034106825","https://openalex.org/W1986253853","https://openalex.org/W2740267385","https://openalex.org/W3159592544","https://openalex.org/W608229","https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2293437742"],"abstract_inverted_index":{"Reducing":[0],"worst":[1,62,93,190],"case":[2,63,94,191],"routing":[3,64],"latencies":[4,65,95],"while":[5,45,170,175,196],"delivering":[6,46,171],"high":[7,47],"throughput":[8],"and":[9,53,126,165,203],"low":[10],"energy":[11,205],"are":[12,30],"key":[13],"design":[14,85,113],"concerns":[15],"in":[16,96,122],"the":[17,107,123,153,156,185],"engineering":[18],"of":[19,106,178,212],"overlay":[20],"packet-switched":[21],"NoCs":[22,29,99,174],"for":[23,50,114,132,151,209],"FPGA":[24,39,135,179],"fabrics.":[25],"Deflection":[26],"routed":[27],"torus":[28,89,98],"known":[31],"to":[32,36,67,76,142],"map":[33],"particularly":[34,69],"well":[35],"modern":[37],"wire-rich":[38],"substrates":[40],"with":[41,184],"fracturable":[42],"LUT":[43,180],"organizations":[44],"sustained":[48,199],"bandwidths":[49],"various":[51],"workloads":[52],"traffic":[54,214],"patterns.":[55,215],"However,":[56],"they":[57],"suffer":[58],"from":[59],"significantly":[60],"higher":[61],"due":[66],"deflections,":[68],"at":[70],"large":[71,133,166],"system":[72],"sizes,":[73],"when":[74],"compared":[75],"classic":[77],"buffered":[78],"NoCs.":[79],"To":[80],"tackle":[81],"this":[82],"challenge,":[83],"we":[84,188],"a":[86,210],"deadlock-free":[87],"hierarchical":[88],"that":[90],"(1)":[91],"targets":[92],"deflection":[97,192],"by":[100,117,137,194,201,207],"separating":[101],"deflections":[102],"into":[103],"two":[104],"levels":[105],"NoC,":[108,187],"(2)":[109],"delivers":[110],"an":[111],"FPGA-friendly":[112],"deadlock":[115],"freedom":[116],"providing":[118],"physical":[119,130],"escape":[120],"channels":[121],"lower":[124],"levels,":[125],"(3)":[127],"naturally":[128],"supports":[129],"layout":[131],"multi-die":[134,167],"chips":[136,169],"mapping":[138],"upper":[139],"level":[140],"links":[141],"expensive":[143],"interposer":[144],"connections":[145],"between":[146],"dies.":[147],"We":[148],"generate":[149],"layouts":[150],"implementing":[152],"NoC":[154],"on":[155],"ML605":[157],"board":[158,162],"(XCV6LX240T":[159],"FPGA),":[160],"VC707":[161],"(XC7VX485T":[163],"FPGA)":[164],"XC7V2000T":[168],"fast":[172],"300\u2013500MHz":[173],"consuming":[176],"10\u201315%":[177],"resources.":[181],"For":[182],"instance":[183],"16\u00d716":[186],"reduce":[189],"costs":[193],"1.5\u201310\u00d7":[195],"simultaneously":[197],"improving":[198],"rates":[200],"1.5\u20132\u00d7":[202],"lowering":[204],"requirements":[206],"25%":[208],"range":[211],"statistically-generated":[213]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}