{"id":"https://openalex.org/W2615029202","doi":"https://doi.org/10.1109/fpt.2016.7929517","title":"Tessellation-based multi-block memory mapping scheme for high-level synthesis with FPGA","display_name":"Tessellation-based multi-block memory mapping scheme for high-level synthesis with FPGA","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2615029202","doi":"https://doi.org/10.1109/fpt.2016.7929517","mag":"2615029202"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2016.7929517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000811290","display_name":"auJuan Escobedo","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"auJuan Escobedo","raw_affiliation_strings":["Department of Management, Politecnico di Milano, Economics and Industrial Engineering, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Management, Politecnico di Milano, Economics and Industrial Engineering, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031777130","display_name":"auMingjie Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"auMingjie Lin","raw_affiliation_strings":["Department of Management, Politecnico di Milano, Economics and Industrial Engineering, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Management, Politecnico di Milano, Economics and Industrial Engineering, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000811290"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.946,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76170773,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"125","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8206933736801147},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6492800712585449},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5866347551345825},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.511298656463623},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5034419894218445},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.46884381771087646},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4467054307460785},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.44103696942329407},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4271194636821747},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42704713344573975},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41545459628105164},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35800886154174805},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.35693949460983276},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.26014381647109985}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8206933736801147},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6492800712585449},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5866347551345825},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.511298656463623},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5034419894218445},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.46884381771087646},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4467054307460785},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.44103696942329407},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4271194636821747},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42704713344573975},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41545459628105164},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35800886154174805},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.35693949460983276},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.26014381647109985}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2016.7929517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1515375098","https://openalex.org/W2000031176","https://openalex.org/W2001158933","https://openalex.org/W2019259761","https://openalex.org/W2039974221","https://openalex.org/W2058625399","https://openalex.org/W2116015397","https://openalex.org/W2118245937","https://openalex.org/W2143230897","https://openalex.org/W2154755153","https://openalex.org/W2165689945","https://openalex.org/W6630548519"],"related_works":["https://openalex.org/W2168550483","https://openalex.org/W2296275612","https://openalex.org/W4248614727","https://openalex.org/W2885040162","https://openalex.org/W2612506697","https://openalex.org/W2565280077","https://openalex.org/W4243576563","https://openalex.org/W3025845664","https://openalex.org/W2145484885","https://openalex.org/W4293054943"],"abstract_inverted_index":{"For":[0],"many":[1,160],"intensive":[2],"computing":[3,141],"tasks,":[4],"simultaneous":[5],"data":[6,10,17,49,100],"access":[7,42,75,155],"into":[8],"multi-dimensional":[9],"arrays":[11],"is":[12,166],"highly":[13],"restricted":[14],"by":[15],"its":[16],"mapping":[18,35,108,136],"strategy":[19],"and":[20,34,107,122,135,143,179,247],"memory":[21,28,32,44,58,70,74,89,105,124,133,154,205,209,215,229],"port":[22],"constraint.":[23],"As":[24],"such,":[25],"to":[26,40,167,200,234,253],"increase":[27],"accessing":[29,148],"bandwidth,":[30],"innovative":[31],"partitioning":[33,106,134,182,230],"algorithms":[36],"have":[37,225],"been":[38],"proposed":[39],"simultaneously":[41],"multiple":[43,57],"blocks":[45,216],"through":[46,211],"physically":[47,213],"distributing":[48],"elements":[50],"in":[51,159,176,193,217,236,244,249],"the":[52,80,97,169,237,254],"same":[53],"logical":[54],"array":[55],"onto":[56],"blocks.":[59],"Fortunately,":[60],"FPGA":[61,220],"device":[62],"provides":[63],"an":[64],"unique":[65],"opportunity":[66],"of":[67,82,99,172,189,239],"implementing":[68],"application-specific":[69],"infrastructure":[71],"that":[72,95,227],"maximizes":[73],"performance.":[76],"However,":[77],"even":[78],"with":[79,138],"help":[81],"existing":[83,104],"high-level":[84],"synthesis":[85],"(HLS)":[86],"tools,":[87],"customizing":[88],"architecture":[90],"still":[91],"poses":[92],"severe":[93],"challenges":[94],"impede":[96],"performance":[98],"path.":[101],"In":[102],"fact,":[103],"schemes":[109],"exploit":[110],"either":[111],"linear":[112],"skewing":[113],"or":[114],"hyper-plane":[115],"partitioning,":[116],"therefore":[117],"causing":[118],"excessive":[119],"run-time":[120],"delay":[121],"non-optimal":[123],"block":[125],"space":[126],"utilization.":[127],"This":[128],"work":[129],"presents":[130],"a":[131,181],"hardware-efficient":[132],"scheme":[137,183,206],"both":[139],"low":[140,144],"complexity":[142],"hardware":[145],"overhead":[146,251],"for":[147,195],"multidimensional":[149],"arrays.":[150],"Targeting":[151],"at":[152],"affine":[153],"patterns":[156],"often":[157],"found":[158],"data-intensive":[161],"applications,":[162],"our":[163,203,222,228],"key":[164],"idea":[165],"leverage":[168],"geometric":[170,186],"concept":[171],"tessellation":[173],"widely":[174],"known":[175],"combinatorial":[177],"study":[178],"adopt":[180],"based":[184],"on":[185,257],"arguments":[187],"instead":[188],"counting":[190],"integer":[191],"points":[192],"polytopes":[194],"intra-block":[196],"offset":[197],"generation.":[198],"Aiming":[199],"assist":[201],"HLS,":[202],"tessellation-based":[204],"exploits":[207],"hidden":[208],"parallelism":[210],"leveraging":[212],"independent":[214],"FPGAs.":[218],"Using":[219],"devices,":[221],"experimental":[223],"results":[224],"shown":[226],"algorithm":[231],"saves":[232],"up":[233],"63.7%":[235],"amount":[238],"arithmetic":[240],"operations,":[241],"around":[242],"15%":[243],"execution":[245],"time,":[246],"31.1%":[248],"storage":[250],"relative":[252],"state-of-the-art":[255],"approach":[256],"average":[258],"across":[259],"five":[260],"widely-used":[261],"circuit":[262],"benchmarks.":[263]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}