{"id":"https://openalex.org/W2614533249","doi":"https://doi.org/10.1109/fpt.2016.7929181","title":"High density, low energy, magnetic tunnel junction based block RAMs for memory-rich FPGAs","display_name":"High density, low energy, magnetic tunnel junction based block RAMs for memory-rich FPGAs","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2614533249","doi":"https://doi.org/10.1109/fpt.2016.7929181","mag":"2614533249"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2016.7929181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069341139","display_name":"Kosuke Tatsumura","orcid":"https://orcid.org/0000-0003-0511-443X"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kosuke Tatsumura","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035517387","display_name":"Sadegh Yazdanshenas","orcid":"https://orcid.org/0000-0002-1044-4460"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sadegh Yazdanshenas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.5631,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.8977883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8162574172019958},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7195237278938293},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.654686450958252},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6343225836753845},{"id":"https://openalex.org/keywords/tunnel-magnetoresistance","display_name":"Tunnel magnetoresistance","score":0.5129954218864441},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5117566585540771},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5081160068511963},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4561227858066559},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4331584572792053},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.41747045516967773},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40151089429855347},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3216823935508728},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.18838930130004883},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.1454111635684967},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.12884527444839478}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8162574172019958},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7195237278938293},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.654686450958252},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6343225836753845},{"id":"https://openalex.org/C56202322","wikidata":"https://www.wikidata.org/wiki/Q1884383","display_name":"Tunnel magnetoresistance","level":3,"score":0.5129954218864441},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5117566585540771},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5081160068511963},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4561227858066559},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4331584572792053},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.41747045516967773},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40151089429855347},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3216823935508728},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.18838930130004883},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.1454111635684967},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.12884527444839478},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2016.7929181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2016.7929181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1575364989","https://openalex.org/W1966058111","https://openalex.org/W1969189258","https://openalex.org/W1969720574","https://openalex.org/W1997012625","https://openalex.org/W2002555321","https://openalex.org/W2016889342","https://openalex.org/W2017545378","https://openalex.org/W2046304309","https://openalex.org/W2049520384","https://openalex.org/W2050860123","https://openalex.org/W2054951389","https://openalex.org/W2094756095","https://openalex.org/W2095258817","https://openalex.org/W2100088734","https://openalex.org/W2133156997","https://openalex.org/W2155153274","https://openalex.org/W2162517322","https://openalex.org/W2295895114","https://openalex.org/W2331685903","https://openalex.org/W2524227516"],"related_works":["https://openalex.org/W2160372845","https://openalex.org/W1977755618","https://openalex.org/W1545438037","https://openalex.org/W1890124164","https://openalex.org/W4226197542","https://openalex.org/W2897770615","https://openalex.org/W4214681414","https://openalex.org/W2131964951","https://openalex.org/W2032117939","https://openalex.org/W4386429298"],"abstract_inverted_index":{"Many":[0],"important":[1,41],"applications":[2],"demand":[3],"large":[4],"amounts":[5],"of":[6,52,94,113,132,139,147,190,207],"on-chip":[7,32],"memory":[8,22,37,73,234],"both":[9],"to":[10,18,29,42,59,214],"fully":[11],"utilize":[12],"an":[13,191],"FPGA's":[14],"computational":[15],"capacity":[16,131,235],"and":[17,82,96,111,119,141,144,162,167],"minimize":[19],"energy-consuming":[20],"off-chip":[21],"accesses,":[23],"leading":[24],"some":[25],"recent":[26],"commercial":[27,217],"FPGAs":[28],"add":[30],"higher-capacity":[31],"block":[33,156,220],"RAMs":[34,221],"(BRAMs).":[35],"While":[36],"is":[38,47,58,150,159,173,177],"becoming":[39,48],"more":[40,49,164],"FPGA":[43,61,181,224,233],"designs,":[44],"SRAM":[45,95],"scaling":[46],"difficult":[50],"because":[51],"increasing":[53],"device":[54,107],"variation.":[55],"An":[56],"alternative":[57],"build":[60],"BRAM":[62,134],"from":[63],"magnetic":[64],"tunnel":[65],"junction":[66],"(MTJ)":[67],"cells":[68],"as":[69,129],"this":[70,86],"emerging":[71],"embedded":[72],"features":[74],"a":[75,90,133,153,210],"small":[76],"cell":[77,101],"size,":[78,157],"low":[79],"energy":[80,165],"usage,":[81],"good":[83],"scalability.":[84],"In":[85],"work,":[87],"we":[88],"conduct":[89],"detailed":[91],"comparison":[92],"study":[93],"MTJ":[97,137],"BRAMs":[98,206],"that":[99,103,128],"includes":[100],"designs":[102],"are":[104,201],"robust":[105],"with":[106,238],"variation,":[108],"transistor-level":[109],"design":[110],"optimization":[112],"all":[114],"the":[115,123,130,136,188,204,215,223],"required":[116],"BRAM-specific":[117],"circuits,":[118],"variation-aware":[120],"simulation":[121],"at":[122],"22nm":[124],"node.":[125],"We":[126,185],"find":[127],"increases,":[135],"benefits":[138],"high-density":[140],"low-energy":[142],"increase":[143],"its":[145,168],"drawback":[146],"lower":[148],"speed":[149],"mitigated.":[151],"At":[152],"256":[154],"Kb":[155],"MTJ-BRAM":[158,192],"3.06\u00d7":[160],"denser":[161],"55%":[163],"efficient":[166],"F":[169],"<sub":[170],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[171],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">max</sub>":[172],"274":[174],"MHz,":[175],"which":[176,200],"adequate":[178],"for":[179,196,203],"most":[180],"system":[182],"clock":[183],"domains.":[184],"detail":[186],"how":[187],"non-volatility":[189],"saves":[193],"energy,":[194],"especially":[195],"narrow":[197],"write":[198],"operations":[199],"common":[202],"width-configurable":[205],"FPGAs.":[208],"For":[209],"RAM":[211],"architecture":[212],"similar":[213],"latest":[216],"FPGAs,":[218],"MTJ-based":[219],"reduce":[222],"fabric":[225],"area":[226],"by":[227,236],"28%,":[228],"or":[229],"alternatively":[230],"could":[231],"expand":[232],"2.95\u00d7":[237],"no":[239],"die":[240],"size":[241],"increase.":[242]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}
