{"id":"https://openalex.org/W2202125064","doi":"https://doi.org/10.1109/fpt.2015.7393146","title":"Minimizing DSP block usage through multi-pumping","display_name":"Minimizing DSP block usage through multi-pumping","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2202125064","doi":"https://doi.org/10.1109/fpt.2015.7393146","mag":"2202125064"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2015.7393146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010695155","display_name":"Bajaj Ronak","orcid":"https://orcid.org/0000-0002-8964-2944"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Bajaj Ronak","raw_affiliation_strings":["School of Computer Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032556461","display_name":"Suhaib A. Fahmy","orcid":"https://orcid.org/0000-0003-0568-5048"},"institutions":[{"id":"https://openalex.org/I39555362","display_name":"University of Warwick","ror":"https://ror.org/01a77tt86","country_code":"GB","type":"education","lineage":["https://openalex.org/I39555362"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Suhaib A. Fahmy","raw_affiliation_strings":["School of Engineering, University of Warwick, UK"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Warwick, UK","institution_ids":["https://openalex.org/I39555362"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010695155"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.73005289,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"184","last_page":"187"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7962236404418945},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.77247554063797},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6918790936470032},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.6641547679901123},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6545712947845459},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5681051015853882},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5329450368881226},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47818663716316223},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.4677242040634155},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.42255908250808716},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39489397406578064},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3588804006576538},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34668582677841187},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33720290660858154},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08512160181999207},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08343350887298584},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07806852459907532},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.077084481716156}],"concepts":[{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7962236404418945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.77247554063797},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6918790936470032},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.6641547679901123},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6545712947845459},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5681051015853882},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5329450368881226},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47818663716316223},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.4677242040634155},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.42255908250808716},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39489397406578064},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3588804006576538},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34668582677841187},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33720290660858154},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08512160181999207},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08343350887298584},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07806852459907532},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.077084481716156},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2015.7393146","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393146","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},{"id":"pmh:oai:wrap.warwick.ac.uk:80841","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400665","display_name":"Warwick Research Archive Portal (University of Warwick)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39555362","host_organization_name":"University of Warwick","host_organization_lineage":["https://openalex.org/I39555362"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Item"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1970047515","https://openalex.org/W1972821547","https://openalex.org/W2009398166","https://openalex.org/W2018055497","https://openalex.org/W2027069801","https://openalex.org/W2097169784","https://openalex.org/W2105664689","https://openalex.org/W2117285153","https://openalex.org/W2145601734","https://openalex.org/W2161160837","https://openalex.org/W2168675540","https://openalex.org/W2303128970","https://openalex.org/W3141697670","https://openalex.org/W4233035441","https://openalex.org/W4248091655","https://openalex.org/W6674767567","https://openalex.org/W6677504465"],"related_works":["https://openalex.org/W2390348052","https://openalex.org/W2065566231","https://openalex.org/W2390600871","https://openalex.org/W2363399630","https://openalex.org/W2148867666","https://openalex.org/W2074772664","https://openalex.org/W2319687164","https://openalex.org/W2379188611","https://openalex.org/W2202125064","https://openalex.org/W2166062472"],"abstract_inverted_index":{"Resource":[0],"sharing":[1,61],"in":[2,21,62],"the":[3,12,26,49,63,122],"mapping":[4],"of":[5,28,48,81,121,140],"an":[6,9],"algorithm":[7],"to":[8,15,71,113],"architecture":[10],"allows":[11],"same":[13,64],"resource":[14,38],"be":[16],"scheduled":[17],"for":[18,95],"different":[19,22],"uses":[20],"cycles,":[23],"generally":[24],"at":[25,41,83,137],"cost":[27,139],"increased":[29],"schedule":[30],"length.":[31],"Multi-pumping":[32],"is":[33,39,45],"a":[34,37,42,46,138],"method":[35],"whereby":[36],"clocked":[40],"frequency":[43],"that":[44],"multiple":[47,54,104,123],"surrounding":[50],"circuit,":[51],"thereby":[52],"offering":[53],"executions":[55],"per":[56],"global":[57],"clock,":[58],"and":[59,144],"therefore":[60],"clock":[65],"cycle.":[66],"This":[67],"concept":[68],"maps":[69],"well":[70],"FPGA":[72],"architectures,":[73],"where":[74],"hard":[75],"macro":[76],"blocks":[77,99],"are":[78,100],"typically":[79],"capable":[80],"running":[82],"higher":[84],"frequencies":[85],"than":[86],"standard":[87],"logic.":[88],"While":[89],"this":[90,108],"technique":[91],"has":[92],"been":[93],"demonstrated":[94],"multipliers,":[96],"modern":[97],"DSP":[98,115,135],"more":[101,142,146],"complex":[102],"with":[103],"computational":[105],"nodes.":[106],"In":[107],"paper,":[109],"we":[110],"apply":[111],"multi-pumping":[112],"minimise":[114],"block":[116],"usage,":[117],"while":[118],"taking":[119],"advantage":[120],"nodes":[124],"they":[125],"support.":[126],"The":[127],"proposed":[128],"approach":[129],"uses,":[130],"on":[131],"average,":[132],"39%":[133],"fewer":[134],"blocks,":[136],"19%":[141],"LUTs":[143],"7%":[145],"registers.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}