{"id":"https://openalex.org/W2274562545","doi":"https://doi.org/10.1109/fpt.2015.7393144","title":"Behavioral-level IP integration in high-level synthesis","display_name":"Behavioral-level IP integration in high-level synthesis","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2274562545","doi":"https://doi.org/10.1109/fpt.2015.7393144","mag":"2274562545"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2015.7393144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036121633","display_name":"Liwei Yang","orcid":"https://orcid.org/0000-0003-3345-5899"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Liwei Yang","raw_affiliation_strings":["School of Computer Engineering, Nanvang Technological University"],"affiliations":[{"raw_affiliation_string":"School of Computer Engineering, Nanvang Technological University","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026163196","display_name":"Swathi Gurumani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108443","display_name":"Advanced Digital Sciences Center","ror":"https://ror.org/01xaqx887","country_code":"SG","type":"facility","lineage":["https://openalex.org/I4210108443"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Swathi Gurumani","raw_affiliation_strings":["Advanced Digital Sciences Center, Singapore"],"affiliations":[{"raw_affiliation_string":"Advanced Digital Sciences Center, Singapore","institution_ids":["https://openalex.org/I4210108443"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100394256","display_name":"Yao Chen","orcid":"https://orcid.org/0000-0002-5798-2282"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["University of Illinois at Urbana-Champaign"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090843153","display_name":"Kyle Rupnow","orcid":"https://orcid.org/0000-0003-2908-2225"},"institutions":[{"id":"https://openalex.org/I4210108443","display_name":"Advanced Digital Sciences Center","ror":"https://ror.org/01xaqx887","country_code":"SG","type":"facility","lineage":["https://openalex.org/I4210108443"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kyle Rupnow","raw_affiliation_strings":["Advanced Digital Sciences Center, Singapore"],"affiliations":[{"raw_affiliation_string":"Advanced Digital Sciences Center, Singapore","institution_ids":["https://openalex.org/I4210108443"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036121633"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.9379,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86536902,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"172","last_page":"175"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.9077284932136536},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8134195804595947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.750257670879364},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6163625121116638},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6073527336120605},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5663197636604309},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4999547004699707},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48477810621261597},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4410402476787567},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4147999882698059},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.30015167593955994},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.19282075762748718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11256176233291626},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08948001265525818}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.9077284932136536},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8134195804595947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.750257670879364},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6163625121116638},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6073527336120605},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5663197636604309},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4999547004699707},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48477810621261597},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4410402476787567},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4147999882698059},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.30015167593955994},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.19282075762748718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11256176233291626},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08948001265525818},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2015.7393144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393144","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1551956513","https://openalex.org/W1940048599","https://openalex.org/W2015529459","https://openalex.org/W2048795179","https://openalex.org/W2080592089","https://openalex.org/W2081132365","https://openalex.org/W2092112488","https://openalex.org/W2094920868","https://openalex.org/W2147088458","https://openalex.org/W2163835931","https://openalex.org/W2907947811","https://openalex.org/W4241824853","https://openalex.org/W6654134102"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W3146054601","https://openalex.org/W2037960874","https://openalex.org/W2269990635","https://openalex.org/W4285464654","https://openalex.org/W3013057549","https://openalex.org/W2906427691","https://openalex.org/W2507786429","https://openalex.org/W2118796996","https://openalex.org/W2072910550"],"abstract_inverted_index":{"High":[0],"level":[1,59],"synthesis":[2],"(HLS)":[3],"quality":[4,25],"improvements":[5],"have":[6],"led":[7],"to":[8],"its":[9],"increased":[10],"adoption":[11],"in":[12],"hardware":[13],"design.":[14],"In":[15,79,100],"the":[16,88],"design":[17,89,97],"flow,":[18],"IP":[19,44,82,107],"reuse":[20],"is":[21,46],"critical":[22],"for":[23,110],"achieving":[24],"of":[26,37,64,70,133],"results,":[27],"yet":[28],"current":[29],"HLS":[30,85,111],"tools":[31],"allow":[32],"only":[33],"a":[34,67,105],"small":[35],"set":[36],"tool-provided":[38],"IPs":[39,65,71,117],"integrated":[40],"during":[41,84],"HLS.":[42],"General":[43],"integration":[45,63,83,108,132],"then":[47],"handled":[48],"as":[49],"an":[50],"additional":[51],"step":[52],"either":[53],"manually":[54],"or":[55],"using":[56],"other":[57],"system":[58],"tools.":[60],"Performing":[61],"post-HLS":[62],"requires":[66],"clear":[68],"separation":[69],"from":[72],"HLS-generated":[73],"cores,":[74],"requiring":[75,119],"significant":[76],"partitioning":[77],"effort.":[78],"contrast,":[80],"behavioral-level":[81],"can":[86],"simplify":[87],"flow":[90],"while":[91],"still":[92],"supporting":[93],"HLS-based":[94],"optimization":[95],"and":[96,115,136],"space":[98],"exploration.":[99],"this":[101,123],"paper,":[102],"we":[103,130],"develop":[104],"general":[106],"framework":[109,124],"that":[112,125],"supports":[113],"fixed-":[114],"variable-latency":[116],"without":[118],"application":[120],"partitioning.":[121],"Using":[122],"allows":[126],"user-specified":[127],"function/instruction-to-IP":[128],"mapping,":[129],"demonstrate":[131],"both":[134],"synthesizable":[135],"non-synthesizable":[137],"IPs.":[138]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}