{"id":"https://openalex.org/W2283189482","doi":"https://doi.org/10.1109/fpt.2015.7393136","title":"HETRIS: Adaptive floorplanning for heterogeneous FPGAs","display_name":"HETRIS: Adaptive floorplanning for heterogeneous FPGAs","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2283189482","doi":"https://doi.org/10.1109/fpt.2015.7393136","mag":"2283189482"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2015.7393136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086554824","display_name":"Kevin E. Murray","orcid":"https://orcid.org/0000-0002-8151-8359"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Kevin E. Murray","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086554824"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.2002,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.60790707,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9756232500076294},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8580871820449829},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7285289764404297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7274672985076904},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7015807032585144},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5127426385879517},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4760720133781433},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3997917175292969}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9756232500076294},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8580871820449829},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7285289764404297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7274672985076904},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7015807032585144},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5127426385879517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4760720133781433},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3997917175292969},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2015.7393136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W73629738","https://openalex.org/W165160209","https://openalex.org/W1964784760","https://openalex.org/W1984283136","https://openalex.org/W2005602803","https://openalex.org/W2016369317","https://openalex.org/W2023428606","https://openalex.org/W2038974653","https://openalex.org/W2052930524","https://openalex.org/W2070232376","https://openalex.org/W2078174680","https://openalex.org/W2107042129","https://openalex.org/W2119654274","https://openalex.org/W2120785033","https://openalex.org/W2131455863","https://openalex.org/W2139637699","https://openalex.org/W2154940055","https://openalex.org/W2159696955","https://openalex.org/W2166036762","https://openalex.org/W2185926888","https://openalex.org/W2593353806","https://openalex.org/W2752885492","https://openalex.org/W3021506780","https://openalex.org/W3186546642","https://openalex.org/W4214597316","https://openalex.org/W4285719527","https://openalex.org/W6680692090","https://openalex.org/W6682747291","https://openalex.org/W6734431946"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W2180598069"],"abstract_inverted_index":{"Floorplanning":[0],"is":[1],"an":[2,18,38,77],"approach":[3,41],"to":[4,42,52,85],"improve":[5],"the":[6,73,87],"scalability":[7],"of":[8,76],"existing":[9],"CAD":[10],"algorithms,":[11],"facilitate":[12],"team-based":[13],"design,":[14],"and":[15,92],"also":[16],"plays":[17],"important":[19],"role":[20],"in":[21],"partial":[22],"reconfiguration.":[23],"This":[24],"work":[25],"introduces":[26],"HETRIS,":[27],"a":[28,66],"new":[29],"automated":[30],"floorplanning":[31,91],"tool":[32],"for":[33],"heterogeneous":[34],"FPGAs.":[35],"HETRIS":[36,70],"uses":[37],"adaptive":[39],"legality":[40],"target":[43],"arbitrary":[44],"FPGA":[45,78,93],"architectures.":[46],"It":[47],"includes":[48],"enhancements":[49],"enabling":[50],"it":[51],"run":[53],"on":[54],"average":[55],"15.6\u00d7":[56],"faster":[57],"than":[58,65],"previous":[59],"work,":[60],"while":[61],"producing":[62],"denser":[63],"floorplans":[64],"commercial":[67],"tool.":[68],"Using":[69],"we":[71],"perform":[72],"first":[74],"evaluation":[75],"floorplanner":[79],"using":[80],"real-world":[81],"benchmarks,":[82],"allowing":[83],"us":[84],"investigate":[86],"relationship":[88],"between":[89],"partitioning,":[90],"architecture.":[94]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}