{"id":"https://openalex.org/W2278264057","doi":"https://doi.org/10.1109/fpt.2015.7393133","title":"Improved carry chain mapping for the VTR flow","display_name":"Improved carry chain mapping for the VTR flow","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2278264057","doi":"https://doi.org/10.1109/fpt.2015.7393133","mag":"2278264057"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2015.7393133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/194146","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071114987","display_name":"Ana Petkovska","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Ana Petkovska","raw_affiliation_strings":["Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028606671","display_name":"Grace Zgheib","orcid":"https://orcid.org/0000-0002-1476-2984"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Grace Zgheib","raw_affiliation_strings":["Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102760981","display_name":"David Novo","orcid":"https://orcid.org/0000-0002-5510-4152"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Novo","raw_affiliation_strings":["Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035284156","display_name":"Muhsen Owaida","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Muhsen Owaida","raw_affiliation_strings":["Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["Department of EECS, University of California, Berkeley"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Poly technique F\u00e9d\u00e9rale de Lausanne (EPFL), School of Computer and Communication Sciences, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5071114987"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62106876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"7","issue":null,"first_page":"80","last_page":"87"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.8586058616638184},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7901029586791992},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7633469700813293},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7280681133270264},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6266930103302002},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4937971532344818},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46700748801231384},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4637264609336853},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4590602517127991},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.45347076654434204},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.424937903881073},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4121132791042328},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.40449780225753784},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3456963300704956},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30291181802749634},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26183974742889404},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14693427085876465},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10375013947486877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10215246677398682}],"concepts":[{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.8586058616638184},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7901029586791992},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7633469700813293},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7280681133270264},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6266930103302002},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4937971532344818},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46700748801231384},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4637264609336853},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4590602517127991},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45347076654434204},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.424937903881073},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4121132791042328},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40449780225753784},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3456963300704956},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30291181802749634},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26183974742889404},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14693427085876465},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10375013947486877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10215246677398682},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2015.7393133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:299655","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/194146","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:299655","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/194146","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference proceedings"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1612810659","https://openalex.org/W1990067642","https://openalex.org/W2002488297","https://openalex.org/W2005602803","https://openalex.org/W2027520315","https://openalex.org/W2076793873","https://openalex.org/W2097950173","https://openalex.org/W2100465945","https://openalex.org/W2138143381","https://openalex.org/W2570117515","https://openalex.org/W4240402958","https://openalex.org/W6636505876"],"related_works":["https://openalex.org/W2075110663","https://openalex.org/W1910495841","https://openalex.org/W2109236388","https://openalex.org/W2033419648","https://openalex.org/W2059369867","https://openalex.org/W2157955791","https://openalex.org/W4225135417","https://openalex.org/W2127980940","https://openalex.org/W2095962490","https://openalex.org/W2057091512"],"abstract_inverted_index":{"Carry":[0],"chains":[1,32,105],"facilitate":[2],"the":[3,9,20,39,42,59,65,68,81,103,124,130,154,157,160,182,192],"implementation":[4],"of":[5,11,19,38,41,64,93,144,156,191],"adders":[6,122],"and":[7,78,175,196],"improve":[8],"performance":[10],"arithmetic":[12,51],"circuits":[13,107],"in":[14,33,46],"FPGAs.":[15],"The":[16,96,186],"last":[17],"version":[18],"commonly":[21],"used":[22],"open-source":[23],"Verilog-to-Routing":[24],"(VTR)":[25],"CAD":[26],"flow":[27,44,61,127],"now":[28],"enables":[29],"modelling":[30],"carry":[31,94,104],"FPGA":[34,203],"architectures.":[35],"However,":[36],"one":[37],"shortcomings":[40],"existing":[43,125,183],"lies":[45],"its":[47],"inability":[48],"to":[49,86,139,173,178,181,201],"identify":[50],"operations":[52],"when":[53],"described":[54],"as":[55],"gate-level":[56,111],"circuits.":[57],"Moreover,":[58],"VTR":[60,184],"squanders":[62],"most":[63],"LUTs":[66,158],"preceding":[67,159],"chain":[69,161],"logic.":[70],"This":[71,169],"paper":[72],"focuses":[73],"on":[74,102,129,167],"these":[75],"two":[76],"problems":[77],"proposes":[79],"preprocessing":[80],"circuit":[82],"before":[83],"technology":[84],"mapping":[85],"allow":[87],"for":[88,106,146],"a":[89,110,164],"more":[90,119],"efficient":[91],"use":[92,155],"chains.":[95],"first":[97],"proposed":[98],"method":[99],"maps":[100],"logic":[101,162],"expressed":[108],"using":[109],"description.":[112],"On":[113],"average,":[114],"it":[115],"identifies":[116],"about":[117],"30%":[118],"meaningful":[120],"full":[121],"than":[123],"tool":[126],"operating":[128],"RTL":[131],"descriptions.":[132],"Area":[133],"is":[134,189],"thus":[135],"improved":[136],"by":[137,163],"up":[138],"15%":[140],"with":[141,204],"an":[142],"average":[143],"6%":[145],"almost":[147],"no":[148],"delay":[149,171],"penalty.":[150],"Secondly,":[151],"we":[152],"increase":[153],"factor":[165],"2":[166],"average.":[168],"reduces":[170],"(up":[172,177],"9%)":[174],"area":[176],"2%),":[179],"compared":[180],"flow.":[185],"new":[187],"approach":[188],"independent":[190],"specific":[193],"carry-chain":[194],"architecture":[195],"can":[197],"be":[198],"generically":[199],"adapted":[200],"any":[202],"built-in":[205],"hardened":[206],"adders.":[207]},"counts_by_year":[{"year":2022,"cited_by_count":4},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}