{"id":"https://openalex.org/W2275935591","doi":"https://doi.org/10.1109/fpt.2015.7393132","title":"Automatic FPGA system and interconnect construction with multicast and customizable topology","display_name":"Automatic FPGA system and interconnect construction with multicast and customizable topology","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2275935591","doi":"https://doi.org/10.1109/fpt.2015.7393132","mag":"2275935591"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2015.7393132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018693915","display_name":"Alex Rodionov","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Alex Rodionov","raw_affiliation_strings":["Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Rose","raw_affiliation_strings":["Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5018693915"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.3313,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.84095469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"72","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7626737356185913},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7045743465423584},{"id":"https://openalex.org/keywords/multicast","display_name":"Multicast","score":0.6953063011169434},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6615484356880188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5701985955238342},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.5293905138969421},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5262728929519653},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.517162024974823},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4801423251628876},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3829711079597473},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2955242991447449}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7626737356185913},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7045743465423584},{"id":"https://openalex.org/C32295351","wikidata":"https://www.wikidata.org/wiki/Q899288","display_name":"Multicast","level":2,"score":0.6953063011169434},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6615484356880188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5701985955238342},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.5293905138969421},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5262728929519653},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.517162024974823},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4801423251628876},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3829711079597473},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2955242991447449},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2015.7393132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1644436786","https://openalex.org/W1969449685","https://openalex.org/W1973702194","https://openalex.org/W1976878754","https://openalex.org/W2003166369","https://openalex.org/W2003856929","https://openalex.org/W2017275473","https://openalex.org/W2097876246","https://openalex.org/W2159844683","https://openalex.org/W2296755579","https://openalex.org/W4255469022"],"related_works":["https://openalex.org/W2033488476","https://openalex.org/W2131092765","https://openalex.org/W1589992863","https://openalex.org/W2277662012","https://openalex.org/W1617457131","https://openalex.org/W4377015086","https://openalex.org/W2369090769","https://openalex.org/W2997509936","https://openalex.org/W1539518678","https://openalex.org/W2137184041"],"abstract_inverted_index":{"Modern":[0],"FPGA":[1],"system":[2],"integration":[3],"tools,":[4],"such":[5],"as":[6],"Qsys":[7,82],"and":[8,16,66,83,89,99,128],"Vivado,":[9],"seek":[10],"to":[11,25,27,69,111],"help":[12],"designers":[13],"easily":[14,70],"instantiate":[15],"connect":[17],"IP":[18],"cores.":[19],"These":[20],"tools":[21],"require":[22],"the":[23,51,56,59,67,113,119],"cores":[24],"ascribe":[26],"a":[28,35,45,85,97],"specific":[29],"interconnect":[30,60],"abstraction,":[31],"which":[32],"is":[33,110],"either":[34],"high-level":[36],"memory-mapped":[37],"or":[38],"low-level":[39],"point-to-point":[40],"streaming":[41],"protocol.":[42],"We":[43],"present":[44],"system-level":[46],"construction":[47],"tool":[48,76],"that":[49],"gives":[50],"designer":[52],"more":[53],"control":[54],"over":[55],"nature":[57],"of":[58,107,121,125],"-":[61],"specifically":[62],"permitting":[63],"multicast":[64],"communication":[65,129],"ability":[68],"construct":[71],"custom":[72],"network":[73],"topologies.":[74],"Our":[75],"requires":[77],"less":[78],"user":[79],"input":[80],"than":[81],"yields":[84],"5%":[86],"area":[87],"savings":[88],"35%":[90],"reduction":[91],"in":[92],"simulated":[93],"execution":[94],"time":[95],"for":[96],"large":[98],"complex":[100],"linear":[101],"algebra":[102],"application.":[103],"The":[104],"primary":[105],"goal":[106],"this":[108],"work":[109],"make":[112],"designer's":[114],"job":[115],"easier":[116],"by":[117],"automating":[118],"design":[120],"interconnect,":[122],"including":[123],"exploration":[124],"alternative":[126],"structures":[127],"patterns.":[130]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}