{"id":"https://openalex.org/W2277693808","doi":"https://doi.org/10.1109/fpt.2015.7393129","title":"Using source-to-source compilation to instrument circuits for debug with High Level Synthesis","display_name":"Using source-to-source compilation to instrument circuits for debug with High Level Synthesis","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2277693808","doi":"https://doi.org/10.1109/fpt.2015.7393129","mag":"2277693808"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2015.7393129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043377990","display_name":"Joshua S. Monson","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joshua S. Monson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018034033","display_name":"Brad Hutchings","orcid":"https://orcid.org/0000-0002-2991-0230"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brad Hutchings","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Brigham Young University, Provo, Utah","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043377990"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":2.2609,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.88429305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9390871524810791},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7775648832321167},{"id":"https://openalex.org/keywords/instrumentation","display_name":"Instrumentation (computer programming)","score":0.7715425491333008},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.7444691061973572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7056485414505005},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7033067345619202},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.581863284111023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44187432527542114},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43960896134376526},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41045257449150085},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33823293447494507},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2849467992782593},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09236380457878113}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9390871524810791},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7775648832321167},{"id":"https://openalex.org/C118530786","wikidata":"https://www.wikidata.org/wiki/Q1134732","display_name":"Instrumentation (computer programming)","level":2,"score":0.7715425491333008},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.7444691061973572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7056485414505005},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7033067345619202},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.581863284111023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44187432527542114},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43960896134376526},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41045257449150085},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33823293447494507},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2849467992782593},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09236380457878113},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2015.7393129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1600324942","https://openalex.org/W1978408137","https://openalex.org/W2004250488","https://openalex.org/W2009541799","https://openalex.org/W2049880113","https://openalex.org/W2066914818","https://openalex.org/W2072073269","https://openalex.org/W2072367650","https://openalex.org/W2073321629","https://openalex.org/W2090808187","https://openalex.org/W2121851099","https://openalex.org/W2128766769","https://openalex.org/W2129803064","https://openalex.org/W2141280299","https://openalex.org/W2156499539","https://openalex.org/W2168700519","https://openalex.org/W4233718422","https://openalex.org/W4254778745","https://openalex.org/W6679418013","https://openalex.org/W6683195904"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2366922255","https://openalex.org/W2387706296"],"abstract_inverted_index":{"C-based":[0],"High":[1],"Level":[2],"Synthesis":[3],"(HLS)-compatible":[4],"circuit":[5,51],"descriptions":[6],"from":[7],"the":[8,35,46,49,54,63,94],"CHStone":[9],"benchmark":[10],"suite":[11],"are":[12,42],"instrumented":[13,74],"for":[14,75],"debugging":[15,36],"purposes":[16],"using":[17],"a":[18,70],"source-to-source":[19],"compiler.":[20],"The":[21],"debug":[22,55],"instrumentation":[23,64],"connects":[24],"C":[25],"expressions":[26,68],"to":[27,44,98],"top-level":[28],"ports":[29],"that":[30],"can":[31,72],"be":[32,73],"observed":[33],"during":[34],"process.":[37],"Approximately":[38],"50,000":[39],"different":[40],"experiments":[41],"conducted":[43],"determine":[45],"impact":[47],"on":[48],"final":[50],"caused":[52],"by":[53],"instrumentation.":[56],"Experimental":[57],"data":[58],"indicate":[59],"initial":[60],"feasibility":[61],"of":[62,82,96],"approach;":[65],"all":[66],"assignment":[67],"in":[69,79,86,93],"program":[71],"an":[76],"average":[77],"increase":[78],"LUT":[80],"count":[81,88],"about":[83],"24%.":[84],"Increases":[85],"FF":[87],"and":[89],"clock":[90],"period":[91],"were":[92],"range":[95],"5%":[97],"10%.":[99]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}