{"id":"https://openalex.org/W2284193196","doi":"https://doi.org/10.1109/fpt.2015.7393127","title":"An adaptive virtual overlay for fast trigger insertion for FPGA debug","display_name":"An adaptive virtual overlay for fast trigger insertion for FPGA debug","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2284193196","doi":"https://doi.org/10.1109/fpt.2015.7393127","mag":"2284193196"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2015.7393127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064318448","display_name":"Fatemeh Eslami","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Fatemeh Eslami","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5064318448"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":2.9068,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91240876,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"32","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7562320232391357},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7391904592514038},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7229388356208801},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7204452753067017},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.6909278035163879},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4737696945667267},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4670131802558899},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.45490512251853943},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.43347272276878357},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3278738260269165},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10534778237342834}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7562320232391357},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7391904592514038},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7229388356208801},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7204452753067017},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.6909278035163879},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4737696945667267},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4670131802558899},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.45490512251853943},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.43347272276878357},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3278738260269165},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10534778237342834}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2015.7393127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1972387588","https://openalex.org/W1976150142","https://openalex.org/W2005602803","https://openalex.org/W2007015871","https://openalex.org/W2024436253","https://openalex.org/W2027103958","https://openalex.org/W2035057034","https://openalex.org/W2062513952","https://openalex.org/W2073321629","https://openalex.org/W2089535877","https://openalex.org/W2094806828","https://openalex.org/W2105993342","https://openalex.org/W2116058356","https://openalex.org/W2138383740","https://openalex.org/W2150022482","https://openalex.org/W2170116489","https://openalex.org/W2275304190","https://openalex.org/W2554510265","https://openalex.org/W2616098111","https://openalex.org/W4252048528","https://openalex.org/W4254778745","https://openalex.org/W6676052100"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2366922255","https://openalex.org/W2993910401"],"abstract_inverted_index":{"Field-programmable":[0],"gate-array":[1],"(FPGA)":[2],"platforms":[3],"are":[4,22,39],"commonly":[5],"used":[6,40,137],"for":[7,123,177],"prototyping":[8],"complex":[9],"designs,":[10],"allowing":[11],"designers":[12],"to":[13,41,66,69,80,88,162],"evaluate":[14,117],"and":[15,85,116,133,145],"validate":[16],"the":[17,31,43,54,82,89,103,139,143,148,154,164],"functionality":[18],"at":[19,92],"speeds":[20],"that":[21,170],"orders":[23],"of":[24,34,45,49,57],"magnitude":[25],"faster":[26,193],"than":[27,195],"simulation.":[28],"To":[29,51],"counter":[30],"limited":[32,55],"observability":[33],"hardware,":[35],"on-chip":[36,59],"trace":[37,60],"buffers":[38],"record":[42],"behaviour":[44],"a":[46,99],"small":[47],"subset":[48],"signals.":[50],"effectively":[52],"use":[53],"capacity":[56],"these":[58],"buffers,":[61],"trigger":[62,83,104,125,166,179,189],"circuitry":[63,84,180],"is":[64,78,106,129,191],"required":[65,176],"determine":[67],"when":[68],"start":[70],"and/or":[71],"stop":[72],"recording":[73],"signal":[74],"behaviour.":[75],"Although":[76],"it":[77,87],"possible":[79],"implement":[81,163],"add":[86],"user":[90,140,149],"circuit":[91,105],"compile":[93],"time,":[94,153],"this":[95,112],"would":[96],"require":[97],"recompiling":[98],"design":[100],"every":[101],"time":[102],"modified,":[107],"reducing":[108,142],"debug":[109,152,199],"productivity.":[110,200],"In":[111],"paper,":[113],"we":[114],"present":[115],"an":[118],"adaptive":[119],"virtual":[120],"overlay":[121,128,156,172],"architecture":[122,157,173],"rapid":[124],"implementation.":[126],"The":[127],"built":[130],"from":[131],"logic":[132],"routing":[134],"resources":[135],"not":[136],"by":[138],"circuit,":[141],"overhead":[144],"impact":[146,183],"on":[147,184],"circuit.":[150],"At":[151],"pre-synthesised":[155],"can":[158],"quickly":[159],"be":[160],"configured":[161],"desired":[165],"functionality.":[167],"We":[168,186],"show":[169,188],"our":[171],"provides":[174],"flexibility":[175],"mapping":[178,190],"with":[181],"negligible":[182],"delay.":[185],"also":[187],"significantly":[192],"rather":[194],"recompile":[196],"insertion,":[197],"increasing":[198]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}